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FOREWORD
This report documents the results of the On-Board Attitude
Determination System (OADS) study for advanced spacecraft missions.
It is submitted in accordance with contract number NAS5-23428,
modification 27, and covers the work performed from 11 October 1977
through 11 April 1978.
xll
1.0 IHTROPUCTION
The purpose of the six-month study vas to determine the requirements,
capabilities and system design for an on-board attitude determination
system (OADS) to be flown on advanced spacecraft missions. The specific
objectives were directed in two areas; first, an OADS design that was
spacecraft independent and second, an QADS design to be'Incorporated on
the multi-mission spacecraft. Each design was required to provide the
required attitude and pointing information for three basic missions—Earth,
stellar and solar-oriented missions. The related mission parameters were
'selected by GSFC on those missions that were considered typical for
advanced spacecraft missions.
The basic study approach taken to determine the OADS system capability
ar-i preliminary design was as follows:
• The first step was to establish a specific set of mission require-
ments and study ground rules that would permit achieving meaningful
results within the time and budget constraints of the contract.
• The second step vas to develop the attitude determination algorithms
• <t • .
to process the sensor data considering, initially, the NASA Standard
star tracker and gyro and the GPS receiver.
• The third step was to evaluate other candidate sensors and compare
their characteristics to the NASA Standard components.
• The fourth step was to use a computer simulation to evaluate tlic OADS
performance characteristics and to establish the OADS software and
hardware design parameters.
• The fifth step was to design a microprocessor system that would
meet the derived requirements established in Step 4.
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Following this basic approach, we were able to establish an OADS
design for the spacecraft independent concept. The GADS design for the
nultl-pission spacecraft was established by first, investigating the
implementation of the GADS derived software requirements in the NSSC-1
and second,, investigating the implementation of the same requirements using
the NSSC-1 supplemented by a microcomputer system. The latter is by far the
most promising.
A summary of the proposed OADS concept and basic study results is
presented in Section 2.0. The content of Section 3 through 8 generally
follows our study anproach. Section 3 discusses the selected orbit features
and the coordinate system definition used in the study. Section 4 discusses
the GADS sensor evaluation showing the candidate sensor characteristics and
the trade studies that were run to select the OADS attitude sensors. As
part of the sensor evaluation, the GPS Magnavox receiver/processor assembly
is discussed showing how it will be controlled and used to provide the
necessary position and velocity information for the OADS design. Section 5
discusses the mission performance studies.showing the sensitivity analysis
results and the nominal performance results from the computer simulation.
Section 6 through 8 discusses the microprocessor software, hardware and
system analysis for the spacecraft independent concept. Section 9 discusses
the implementation of the attitude determination algorithms in the NSSC-1
showing the resulting tine analysis. Section 10 discusses the investigation
of supplementing the NSSC-1 with a multiple microcomputer system and what
the impact might be for such a system. Section 11 discusses the OADS
,.•_:> Liny poi> bib ill dus. AloO, a general description of an OADS hardware
test bed presently being pursued at Martin Marietta Aerospace for another
projjrar is discussed, finally, SectioS 12 presents some recommendations
for further studies.
1-2
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2.0 PADS SYSTEM DESIGN CONCEPT SUMMARY
Based upon the OADS requirements and system performaaee evaluation,
a preliminary on-board attitude determination system is proposed. The
proposed GADS aysten. consists of one NASA Standard ZRU (DRIRU-IZ) as the
primary attitude determination sensor, two improved NASA Standard star tractor
(SST) for periodic update of attitude information, a GPS receiver to
provide on-board space vehicle position and velocity vector Information,
and i multiple aJxrocomputer system for data processing and attitude
determination functions. The functional block diagram of the proposed OADS
, system is shown in Figure 2-1. The computetionai requirements are evaluated
based upon this proposed GADS system. The major conclusions from the OADS
study are summarised in the following subsections.
2.1 PADS System Sensor and Performance
Based upon the trade study of current existing sensors, the NASA
Standard IRU system—DRIRU-II is far suparior to any of the current
existing gyro system operating In the etrapdown environment. In order to
Increase the life-time reliability, a backup DRIRU-II unit may be considered
in conjunction with the primary unit proposed. The improved NASA standard star
tracker is the best candidate for the MMS mission at the present time. The
SST should be used only when the spacecraft slew rate is less than O.S°/sac.
The GPS receiver, with the assistance of an on-board position and velocity
propagator, when operating under the spacecraft user environment, is able
to provide orbit information for which the impact to OADS system accuracy is
insignificant.
The proposed on-board attitude determination systen, with the described
attitude determination procedure and algorithm, is capable of providing precision
on-board attitude information for all three MMS missions.
2-1
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As expected, the Earth mission posses the nose demanding CADS system
•
processing among the three MMS missions. For the same maneuvering sequence*
the 400 km altitude Earth mission requires most frequent update by the star
trackers. The OADS Star update frequency decreases as the spacecraft
•
Altitude increases and is relatively independent to the orbit plane
inclinations. * '• •
The most significant IRU errors experienced in the slewing mode
environment are scale factor and misalignment and bias drift in the non-
slewing environment. Therefore, as the maneuver rate increases, the
required time interval between star update becomes shorter. The most
significant star tracker error is the tracker boresight axis misalignment.
Improvement of overall CADS performance is anticipated if better knowledge
of this error is available.
2.2 On-Board Computation Requirements
Our investigations show tnat use of a multiple microcomputer system
for onboard attitude determination is quite feasible from a software
performance view. The timing estimates for the baseline microcomputer we
examined are cummarized in Table 2.1. A system level block diagram of the
baseline multiple microcomputer system is shown in Figure 2-2. It should
be emphasized that the baseline configuration, which we examined, utilized
commercial LSI devices. The performance of these devices have been derated
to accommodate operation in an extended temperature range; however, radiation
threshold levels for the devices are far below the levels needed Cor
flight quality microcomputer hardware. While performing this OADS
analysis, we could not find microcomputer devices which were ideally suited
to the spaccbornc environment and had the necessary performance to support rhe.
onboard-attitude determination system. Radiation hardened devices are a
2-3
nfcjor problem although power consumption considerations come into play,
but to a lesser extent. We have, therefore, included in this report
recommendations briefly outlining the type of LSI devices which we feel
would be appropriate in future spaceborne applications such as GADS.
Ve also performed a timing analysis to determine what performance
/
could be expected if the attitude determination algorithms were executed
on the NSSC-I computer. It quickly became obvious that the NSSC-I could
not support these opeiations. This results from the fact that the GADS
algorithms are very computation oriented and not like the data management
tasks which the NSSC-I is tailored to performing. Table 2.2 summarizes
' the NSSC-I timing analysis. Because of these results, a top-level
investigation was performed to determine the feasibility of supplementing
the HSSC-I with an OADS microcomputer system. The results of this
investigation tend to Indicate that this approach could be very attractive
if a flight quality microcouputer system were available.
_._^ ___^ ^^ -^ T
*~-.p~ ' •
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TABLE 2.I SUMMARY OF ESTIMATED PADS PROCESSING TIME
PCR BASELINE MICROCOMPUTER SYSTEM--
Processing Tims (ms)
X&U Processing .• ' 29.42
• • • * • *
Star Tracker Processing
Phase I (star Identification) 134.3
Phase II (1 tracker - quaternion 152.2
correction)
Phase II (2 crackers - quaternion 235.8
correction)
Orbit Generator Processing ' 3.421
Resolver Processing 38.518
TABLE 2.2 SUMMARY OF ESTIMATED PADS PROCESSING TIMES
FOR NSSC-I COMPUTER
Processing Time (ms)
BUI Processing - 4'*.575
Star Tracker - Star Identification 183.98
Star Tracker - Quaternion Correction
(1 tracker in use) 314.983
Star Tracker - Quaternion Correction
(2 trackers in use) 609.468
Orbit Generator/Resolver 187.527
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3.0 PADS ORBIT DESCRIPTION AND ATTITUDE DEPIHITION
3.1 KM3 Mission Selected Orbits and Related Features
A set of Solar, Earth, and Stellar missions for the MMS satellite was
selected at the first GSFC interchange meeting. The selected orbits for the
evaluation and its related features are described in the following sub-
sections.
3.1.1 Earth Mission
Orbit; Circular orbit evaluated at altitudes of 400 km, 705.3 km
end 2000 km. The orbital Inclination angles under consideration
*
 o «
are 56 for the 400 km and 2000 km altitudes and approximately 97°
(sun synchronous) for the 705.3 km altitude. ;/-.
Mission, Features ; For the Earth mission, the spacecraft's nadir
axis is tracking along the Earth local vertical direction. That
la, the spacecraft nadir axis is rotated at the orbital rate
closely aligned with the local position vector direction. Pitch
maneuvers of 420 degrees at 400 km and 705.3 km altitude and +5
degrees at 2000 km altitude should also be considered as the nominal
mode for the Earth mission. The spacecraft nominal rate is orbital
rate with maneuver slew rates of 5%nin and 2° /sec.
3.1.2 Stellar Mission
QAtt; Circular orbit evaluated at altitudes of 400 km and 2000 km.
The orbital inclination angle under consideration is 28.5°.
Mission Features; For the stellar mission, the spacecraft body
axis ia locked to the atar3 with only the dwelling motion being
considered. Spacecraft maneuvers from one star to a new star with
slew rate range from 5°/min to 2°/8ec should also be considered in
the OADS system accuracy evaluation.
3.1.3 Solar Mtaaton
Orbit; Circular orbit evaluated at altitudes of 400 tan and
2000 ton. The orbital inclination angle for the solar mission
orbit is 28.5°.
Mission Feature: For the solar mission, die spacecraft body axis
is mainly locked to the sun line vector with possible small angle
scan In the plane perpendicular to the sun line vector. The
possible scan rate is S°/mln for OADS evaluation.
3.2 Coordinate System Definition
In order to define the spacecraft attitude angles for a MMS mission, the
reference coordinate systems must be defined. The basic reference coordinate
systems defined in this report are selected for the convenience of the HNS
mission. It is subject to chaoge when other requirements are inserted,
a. Inertial Reference Coordinate - I frame
A. 1950 epoch ioertial reference la selected os the inertial coordinate.
The reason for selecting this coordinate is that most of the existing
star catalogs exist using this coordinate, therefore, no extra trans-
formation is required; it also gives a fixed reference in the sun-
centered heliocentric frame.
The coordinate frame is defined as follows:
X_ axis along 1950 Epoch vernal equinox direction
Zg axis along ayracetrical earth rotation axis (North pole)
Y_ axis completes a right-hand triplet
Another commonly used inertial frame la the true-of-date Epoch
rsferer.ee In which the true of date (current) vernal equinox direction
is used. There is a slight rotation angle between the fixed Epoch
and true of date Inerclal systems. These must be corrected if any
I
a. Inertlal Reference Coordinate - I frane (Continued)
quantity is defined using the true of date Epoch reference
(i.e., Keplerian orbital parameters).
b. Earth Reference Frame - E frane
The Earth reference frame is chosen with X_ axis along the zero
longitude (Greenwich) with a rotation angle from the Xj axis. Z_ is
coincident with Z£ (North Pole). Xg and Y_ are contained in the plane
of Xj and Yj. If we assume a constant earth rotation rate of W_ •
0.41667 x 10" dtfg/eec, then Xg has a rotation angle of W£t from the
Xj axis (where t is measured from Greenwich noon-time). In general,
the Earth longitude and latitude is defined in the Earth reference
frame.
The I and E frames are shown in Figure 3-1.
If Point P is defined aa the target to be tracked on Earth surface
t >
with longitude 6 and latitude A , then the tracking station P unit
vector expressed in the I frame will be:
• (3.1)
(From here on,/ /denotes vector quantity.[ J the matrix quantity,
and the symbol "A" indicates unit vector.)
Where:
|cosApcosV cousinV.ln«pf aia)
r
[A]'
w
cos WEt
sin WEt
0
»
-sin wgt
cos W_t
c
0
0
0
1 .
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Earth Surface
Earth Equatortafl Plane
X| (1S50 Epoch
Vernel Equinox)
FIGURE 3-1 INtRTIAL AND EARIT' REFERENCE FRAME
e. Orbit Reference Frame - 0 Frame
The orbit reference frame defines the orientation of the. S/C
orbit in tit* Z frame. Zt la generally defined by (3-1-3) Buler •
transformation angles between the I and 0 frames. The relationship
between the orbital frame and inertial frame la Illustrated in
Figure 3-2. The transformation of a vector from 6 frame to I frame
is given by letting
(M ° [ico](°o} . <*•*>
[A]
SuSi
- snswci - cnsw - snoxi snst
+ cnsoci - snsw + enamel - cnsi
Cufil Cl
d. The Local Vertical Frame - L Frame
The local vertical frame Is defined by the S/C position along the
orbit plane, which is simply a rotation angle of the true anomaly,
parameter f, (generally referred to as fast moving Kaplerian parameter)
from XD about the orbit normal axis ZQ. The L frame is defined as:
^ - from center of Earth to S/C
Z^  - normal to orbit In the direction of the orbit anguler momentum
vector direction.
YL - complete a right-hand triplet of ^ and ZL« For circular orbit,
YL is in the direction of the velocity vector.
3-5
OrWt Normal
20
S/C Position
fc.O.A.)
Orttfal Ptene
FIGURE 3-2 ROTATION BETWEEN I FRAME, 0 FRAME AND L FRAME
Where: H- longitude of ascending node
i- inclination anql«
W- arguarn" of
r
- *TM2 'Pi
" .^,..f?
' «--*.'r
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d. the local Vertical Frame - L P: • (Continued)
Because the L frame is a staple rotation angle of f about Z asiao
from the 0 frean, the angles V and £ are in the r.oaa plane and
i •
additive. The transformation frov the L frame to the I fraae replaces
V in (3.2a) by the quantity 0? + f); i.e.,
Where:
(3.J)
cnc« - snsflct - cnso • sncoci snsi
• sns« + caceci «<ssi
sesi cesi Ci
e. Body Reference Framg - B Frame
The body reference frama le ftsed on the S/C bsdy aad la cotated
with the body. The orientation of the body oxeo in the I fraaa or
L fraaa is generally used to define the S/C attitude notion. The
B fraae is selected usually due to the convenience of mission require*
mant, S/C geomatrical symnetry, and major instrument location. For
convenience, we assume the MMS spacecraft is a cylindrical shape with
X_ Y_ fixed in the S/C equatorial plane. The Z_ axis is along the
cylindrical longitudinal axis as shown in Figure 3-3.
3-7
S/C Equatorial Piano
FIGURE 3-3 BODY FIXED AXES
a. Body Reference Frame - B Frame - (Continued) "
From the definition described above, the Z_ exia ia generally
referred to as the nadir pointing axis (especially for Earth
Mission). The five reference frames described above are the
baaic coordinate systems recommended for the MMS mission. To
summarize they are:
Inertial Reference Frame - I Frame
Earth Reference Frame - • E Frame
Orbit Reference Frame - Q Frame
Local Vertical Reference Frame - L Frame
Body Reference Frame - B Frame
3.3 A,t^ ttude Angle Definition, and PADS output definition
3.3.1 Attitude Angle Definitions
A* mentioned In 3.1, the S/C attitude la defined as the orientation
of the body axes in the inertial fraoe or in the local vertical reference
frame. There are four ways to represent the apaceeraft attitude:
Direction cosines
Quaternion
Euler attitude angle
Glbbs vector presentation
The direction cosines is the mat straight-forward vay to describe
the S/C attitude. The other methods can be derived from the direction
cosine representation end are directly related to each other. The
Euler attitude angle representation gives a ouch better physical
visualization of the attitude and is generally the quantity delivered
to the user although the aystea may not use it as the internal state
variables. For MMS missions, there are three sets of attitude angles
to be.defined and are described in the following paragraphs,
a. Attitude angles in Inertial reference fraaa
A 3*1-3 Euler rotation is used to define the body axes orientation
in the inertia frame. The rotation is Illustrated in Figure 3-4.
The a, j,$ attitude angle set is the right ascension, declination,
and phase angle, respectively. This set is convenient for thei
inertial attitude angle expression for the Stellar and Solar Mission.
The inertial position of a star or sun is defined in the frame by
right ascension and declination angles. The body Z- axis orientation
a
is also represented by the aaeo attitude set; therefore, It Is very
convenient for Inertial pointing missions.
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FIGURE 3-4 ' O60ATTITUOS ANCLE DEFINITION
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b. Sun Angle Pafioltton
This set of attitude angles Is defined strictly for the Solar
oioaioo. For the Solar mission, the aspect angles between th«
line vector and -the spacecraft body frame may be useful to the
user. The definition of the sun aspect anglea is described in
Figure 3-5.
FIGURE 3-5 SUN ASPECT ANGLE DEFINITION
A0 shown in Figure 3-5, the sun aspect angles «__ and «„„ are
OS oS
defined as the sun line orientation In the body frame, where «__
BS
is the rAght ascension sun aspect angle and 8DC is the declinationDO
sun aspect angle.
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C. Attitude Analca in local vertical Reference fraan - pitch, toll and
yaw angles
This oat of attitude angles is very convenient for the Earth mission
of the HMS satellite. In order to follow a conventional manner of
pitch, roll and yaw angle defintion, an intermediate reference
frame called local flight frame, F fraoe, is introduced and the •
*
pitch, roll and yav angles are actually defined in the F frame.
The F frame is obtained by two 90° rotation from the L frame defined
in Section 3.1. The relation between F frame and L frame is shown in
Figure 3.6.
The F-frame axes are defined as:
X-, •• in the + flight path direction
£ /
Yp ~ opposite to the orbit normal
7 . alc-ng the local vertical, positive pointing toward
the earth center
A 1-2-3 Eulcr rotation is used to rotate the pitch, roll, and yaw
angles from P-fraoe to B-frama. The rotation is shown in Figure 3-7.
This set of attitude angles defines the body axes in the flight path
frame. It is used for an Earth pointing spacecraft and is very useful
to control system work. For a single rotation sense, the * .Mtgle is the
roll angle along the flight path. The a angle is the pitch angle
along the negative orolcal normal. The * angle is the yaw angle defined
along the nadir vector.
FIGURE 3-6 REUTION BETWEEN TflE L-FRAME AND p.;FRAME
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Normal)
FIGURE 3-7 ROTATION REttTICM BETWEEN-F-?«»A>E M
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AND 3-FRAME
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3,3.2 CADS Output Definition
The required attitude information is different for different MMS
mission modes. The intent of this subsection is to define the pre-
liminary CADS attitude output format. The output set is subject to
change'upon user*request or future mission requirements.
*
Earth Mission
Record Description Unit
Time (t) Seconds
Pitch Angle (fl) Degrees
Roll Angle (<J>) Degrees
Yaw Angle (*) , Degrees
Target Longitude ^  Degrees
Target Latitude
 y Degrees
P
Target Altitude (hp) - Km
Solar Mission
Record Description Unit
Time (t) Seconds
Right Ascension Angle (?) Degrees
Declination Angle (8) Degrees
Phase Angle (4) Degrees
Sun Aspect R.A. Angle (UJ.R) Degrees
Sun Aspect Dec Angle (8Sfl) Degrees
Remarks
Seconds from S/C clock epoch
As described
Nadir axis pointing target
Remarks
From S/C clock epoch
As described
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s' f,
•• f
Remarks
From S/C clock Epoch
As Described
Stellar Mission ---"'
Record Description Unit
Time (t) Seconds
Right Ascension Angle («) Degrees
Declination Angle (8) Degrees "
> v- %
Fftase Angle ($) Degrees "
•
Uncertainty (or confidence level) of each output record may be
attached with the preliminary output records described above. The
orbital information received from the GPS sensor may also be attached.
However, it is net directly required for the GADS function.
I
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4.0 PADS SENSOR EVALUATION
- - i
4.1 Inertial Reference Unit
4.1.1 Description of NASA Standard Unit - DRIRD-II
The NASA Standard IRU unit is the DRIRU-II (Digital Redundant,
Inertial Reference Unit - II) manufactured by Teledyne. It consists
of 3 SDG-5 two-degree-of-freedom (TDF) dry-tuned gyros mounted ortho-
gonally in a single unit. The schematic diagram is shown in Figure 4-1.
Each TDG gyro has its own power supply with independent electronics for
its two output channels. Temperature computation of scale factor and bias
I
are Included in the electronics. The DRIRU-II unit is to be mounted directly
upon the spacecraft body (in strapdown environment); therefore, the IRU
gyros sense the body rates in inertial space directly. The body rates
are output in the fora of digital pulse counts via a Voltage to Frequency
(V/F) Converter. The three TDF gyros provide full redundancy of vehicle's
body 3-axis rate measurement. In the case of one gyro failure, the
remaining two TDF gyros still provide the full 3-axis measurement,
therefore, no rate data measurement is lost. In order to reduce the rate
errors of the TDF gyro related errors, an on-board software compensator
(rate filter) ie required other than the temperature compensation
provided by the output channel electronics. Periodic update of gyro
error parameters are necessary to maintain the rate output accuracy.
In-flight recalibration may also be necessary to maintain the knowledge
of major-error source uncertainty due to environmental and space
vehicle control impact. Because of the on-board compensator and
temperature compensation^by^the output channel electronics, thermal
control of the IRU system is not required under nominal temperature
range.
N
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FIGURE 4-1 SCHEMATIC DIAGRAM OF DRIRU-II SYSTEM
A system evaluation of the DRIRU-II system was conducted and the
results are presented in the following Table 4.1.
TABLE 4.1 DRIRU-II SYSTEM EVALUATION
CONSIDERATION FACTOR
Life Cycle Costs
Design and Development
Build
DESCRIPTION
2COK for a system,
Breadboard vas built to verify design
requirements.
Modular assembly and rimplifled gyro
design for production build.
Test plans and specifications written
in accordance with NASA requireaents.
Gyro is two degree of. freedom dry
tuned gyro.
Most components manufactured at
contractor's facility
Electronic components compliance with
v!L-STD-975.
DM509306 Rev. A
KSFC Std 136
NASA Sta-^ard parts
TABLE 4.1 DRIRU-II SYSTEM EVALUATION - (Continued)
CONSIDERATIONFACTOR DESCRIPTION
Weight
Volume
Complexity - Passive
Electrical
Mechanical
Growth
Accessibility/Maintainability
Potential for Ig demonstration
Modularity
Technical Uncertainty
Performance-Functional Attributes
EMI Susceptibility
Maintainability/Accessibility
Power Consumption (users)
Standby power required
Average power required
CootnnlnntIon to spacecraft
Mission Effectiveness
Complete step-by-step qualification
and acceptance test procedures v^ll
be available Jor system tebt.
Test points will be available for . .
verification of system level interface
testing.
System weight 25 Ib. each.
Volume/system 1183 in ;~
3 gyros/system Motors Hystress Synch.
Mechanically and thermally mounted
to vehicle.
Electrical Boards only 70% full.
Modular design built for maintainability
Verification in Ig field very acceptable
Tea
Hone
Random Drift ,0005°/Hr. Attitude nola<
.33 arc sec. Continuous rate 100°/aec.
First difference for 1 sec sample
interval .0042S°/Hr.
Meet MIL-STDs 461, 462, 463 for
susceptibility and generation.
Modular design for maintainability and
accessibility.
20 watts/system
None
20 watts
Materials selected to prevent outgassing.
Meet overall system requirements.
•. r -v »r ..
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TABLE 4.1 DRIRU-II SYSTEM EVALUATION - (Continued)
COMSPE3ATION FACTOR
Lifetime
Reliability
Survlvabillty
Natural Environment
Kacaade - Internal to S/C
Ha made • External to S/C
Technical Uncertainty
Growth
Software Complexity
Airborne
Ground Support - Update
Downlink processing
In-Flight Calibration
C-rcur.d C-eckout
Complexity
Testability
In-Field Calibration
DESCRIPTION
5 years
System reliability .653 at end of
three years. No single point failures,
Designed to meet transportation,
storage and handling requirements.
TBD
Designed to meet vehicle launch
vibration, shock and temperature
Contractor has good track record
in the technical field.
Growth potential is available within
present envelope.
Require on-board data reduction of
gyro data, error compensation and
numerical integrator
Simple failure detection and parity
check
Required for calibration (bias update)
Required periodically to update scale
factor, misalignment and bias
Verification of system operation not complex
Verification of system is relatively
easy. Adequate test outputs.
Not Required.
Design engineering based on DRIRU-II.
No facility mod required. Completion
by December, 1977.
u-u
TABLE 4.1 DRIRU-II SYSTEM EVALUATION - (Continued)
CONSIDERATION FACTOR DESCRIPTION -
Build Subcontract procurement total DRIRU
System. Approximately 12 months
from go-ahead to delivery.
Testa
Ground Checkout Yea - Procedures exist
Interface Testing Yfen - Procedures exist
Subsystem Yea - Procedures exist
System Level Yes - Procedures exist
Qual Article, Structures Teat Baaed on NASA qualification 1977-78
Articles, Launch Activity
Timeline
\
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4.1.2 Trade Study
A trade study was conducted between the DRIRU-II system and other
candidates. The significant factors considered in the trade study
are:
1. The system .must be capable of operating under all three MMS
mission environments and be able to provide rate information as
accurate as possible.
2. The system must be capable of maintaining accuracy and stability
under a wide dynamic range of zero rate to 2 /sec with possible
acceleration and jerk motion due to the control system. Moreover,
a fast settling time is required.
3. The system must be operating continuously during the missions and
must have long life time and high reliability.
Based upon the above criteria, a trade study between the DRIRU-II
system and a single degree of freedom (SDF) gyro system (Bendix 64 PM)
was conducted. A comparison of error budget between the DRIRU-II
system gyro (SDG-5) and two other TDF dry tuned gyros, C-6 and G-12GO
manufactured by Litton, was also conducted. Results are presented in
the following paragraphs.
4.1.2.1 Trade study between DRIRU-II and Bendix Redundant-Strapdown IRU
The Bendix Redundant Strapdowa IRU System consists of 6 SDF 64 PM
RIG (Rate Integration Floated Gyro). Each gyro channel is capable o£
being operating independently and can be "powered down" in case of
failure. The Bendix system has been used in HEAO-A and IUE missions.
WA has conducted the first difference drift rate and PSD (Power Spectrum
Density) of the SDG-5 gyro and 64 PM gyro using the fncility in our
Inertxal Guidance Laboratory. These trade study results follow.
',-6
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(1) Transient Settling Tine
The 65 FM-RZG gyro has a drift characteristic associated vlth
output axis slew rates that is undesirable. This drift could induce
pointing errors as high as 35 arc seconds after slewing about the
output axis at 6 deg/sec. The settling tine after slewing about the
output axis is about 250 seconds which is excessive. The SDG-5 gyro
does not exhibit this slew rate drift or long settling tine. This is
due to the tight capture loop about eadi axis of the two degree of
freedom gyro.
(2) First Difference Drift Rat.j Compensation
First difference tests indicated that the SDG-5 gyro has less
output noise when the sample Interval is short as shown in Table 4.2
TABLE 4.2 FIRST DIFFERENCE DRIFT RATES
sample
Interval
Second
.1
1.0
10.
100.
1000.
Teledyne SPG-5 Gyro
0.0432
0.0046
0.00077
0.00035
0.00011
Bendlx 64 PM Gyro
High
0.038
0.0046
0.00028
0.0002
o
(3) Power Spectral Density Comparison „ .
Power spectral density (PSD) was also taken on the candidate gyros
and are illustrated in figure 4-2. The Teledyne PSD is an order of
<3P
magnitude less than the Bcndix unit, also indicating-less output noise.
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SEE ATTACHED SHEET
(DATA - COMPANY PROPRIETARY)
FIG'.'HE &- SPECTAL DC"SITY COMPARISON
(4) Exxox Character Comparison
The error character reflects the accuracy and stability of the
XRU system. The comparison ia sumarieed in Table 4.3 From the
table, one can see that the DRIRU-II system is superior to the
Bendix system in almost every category.
•
TABUS 4.3 GYRO ERROR CHARACTERISTICS COMPARISON
DRIRU-II Bendix 64 PM
Random Drift (deg/hour) - (1») .0005 .0005
Long-Term Bias Stability (deg/hr/yr) - (l«O , .01 .09
Torquer Scale Factor (deg/hr/ma) - (1 ) .6 230.0
Torquer Linearity (PPM) - (1») 25 37
Torquer Asymmetry (PPM) - (1») 3 27
Angular Rate Capability (deg/sec) 100 20
2 6Angular Momentum (gm-cm /sec) 1 x 10 .43
Anisoelastic Drift (deg/hr/g) - (I") .01 .04
(5) Physical Characteristics and Reliability Comparison
The comparison between ERIRU-II and Bendix Redundant Unit is
shown in Table 4.4. Again, the DRIRU-II system is superior In
almost all respects.
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TABLE 4.4 COMPARISON OF PHYSICAL CHARACTERISTICS \ND RELIABILITY
Weight (Iba)
Power (watts)
Cost
R^eliability (2 years)
DRIRU-II
25
21
200K
0.958
BEHDDC SYSTEM
65
115
800EC
0.914
*Based upon 6-gyro configuration for both systems
4*1.2.2 Trade Study between SDG-5 and Other TDF Dry Tuned Gyros
A comparison of performance between the SDG-5 (DRIRU-II gyro) aad
other TDF dry tuned gyros was'made. The reason of this gyro level
comparison rather than the system level comparison is because the other
TDF gyros do not exist in a system configuration. The comparison is
made between SDG-5 and Litton's G-1200 and G-6 series TDF gyros. Both
Litton gyros are dry-tuned gyros; however, the G-1200 was manufactured
for the purpose of a 3-axis platform and not for a strapdown usage.
Therefore, although G-1200 possess better stability performance than G-6
(a strapdown unit), extensive effort is required in order to convert
into a strapdown gyro. The comparison of performance is shown in
Table 4.5. It is observed that the SDG-5 gyro is superior to the
C-6 gyro in almost all respects (both are strapdown gyros). Although
the stability performance of G-1200 gyro is slightly better than SDG-5
gyro, its dynamic range is far too narrow (l°/sec steady state and
2 /sec transient), therefore, it is not applicable in the strapdown
environment.
n
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TABLE 4.5 COMPARISON OP PERFORMANCE
Parameter
C-Inaensltlve Drift
Absolute value
Stability
Random drift
Shutdown
Long term
Temp Sensitivity
Uncompensated
Compensated
C-Sensttlve Drift
Absolute value
Stability
Continuous operation
Shutdown
Long term
Temp. Sensitivity
Uncompansated
Compensated
Torquer Scale Factor
Absolute Value
Stability
Linearity
Asymmetry
SDG-5
deg/hr '
G-6
4.0
G-1200
.23
deg/hr 1*
deg/hr 1*
deg/hr /yr
deg/hr /°F
PPM/°F
deg/hr /G
deg/hr /G 1»
deg/hr/G 1*
deg/hr/G/yr
deg/hr/G/°F
PPM/°F
°/hr/MA
PPM l<r
PPM peak
PPM peak
.0005
.0016
.01
.00059
1.0
,.0
.0007
.008
.02
.0032
<Cl.O
160
27
25
3
.003
.01
.03
.002
—Mot
5.0
.0003
.008
.04
.02
—Not
1250
50
30
30
.0009
' .0023
.015
.0014
Compensated--
.23
.0005
.0035
.015
.0017
Compensated--
33
50
No data
No data
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TABIB 4.5 COMPARISON OP PERFORMANCE
Parameter
• Temp. Sensitivity
Uncoapensated
Compensated
Axis Alignment
Absolute
Stability
Angular Bate Cap
Steady state
Transient
Anisoelasticitv
Uncompensated
Units
PPM/°F
PPM/°F
deg/sec
deg/sec
deg/hr/G2
SDG-5
229
11.0
arc sec 30
arc sec 1« 10
100
500
.01
C-6 G-1200
250 37
—Not Compensated*
2000
10
120
60
.02
26
10
1
2
.008
o
4.1.3 Conclusion of Trade Study
Based upon the trade study presented above, it is obvious that
the NASA Standard QUI system—DRIRU-II--is far superior to the current
«
existing gyro system operating in the strapdown environment. Better
performance could be achieved using gyro platforms; however, the gyro
platform suffers the long-term reliability problem. Therefore, the
performance could be degenerated quite rapidly. Therefore, the NASA -
Standard Uait of DRIRU-II IRU system is recomnended for the proposed
MMS mission. It is also recommended that two DRIRU-II systems be used
for the mission with one as primary unit and the other one as a backup
unit. Under this consideration, the system redundancy is extremely
high and the OADS mission successfulness is highly warranted.
4.2 Star Tracker System
4.2.1 Description of NASA. Standard Star Tracker (SST)
The selected NASA Standard Star Tracker (SST) is an electro-optical
system manufactured by Ball Brothers Research Corporation. The SST is
an-all electronic strapdown device which automatically searches within
its field of view (FOV) for a target star. Once a target is acquired,
it provides the target position and star intensity data for spacecraft
attitude determination and navigation. The major components consist of
a one-inch magnetically focused, magnetically deflected ITT ETD F4012RP
image dissector tube, a 70 mm f/1.2 lens and associated signal
processing electronics.
The SST operation function consists of two modes, the search rode
and track mode. When SST is activated, It Immediately gets Into a
raster scan search mode to locate the candidate star target. When a
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target is brighter than the commanded threshold setting, the SST will
^^ |go into track mode and the two axis, 12 bit digital and/or analog output <
signal represents target position within its 8° x 8° FOV. The SST
resumes the search mode function if either the target leaves the
field of view, the amplitude falls below the commanded threshold or
it receives a "break command" from an external source. Regardless of
the reason for returning to the search mode, it will search the remaining
portion of the FOV*
The SST is very similar to the CT401 (See Figure 4-3) star tracker
flown on SAS-C mission with minor differences. First, the time
required to scan through the entire FOV is 10 seconds for the SST
instead of 4 seconds as for the CT401. Secondly, it has the following
options:
i
e Position output calibration
• Self Test
• Internal compensation
• Offset pointing
• Bright object protection
e Sun shade
The NASA SST specified by CSFC-S-712-9 is the basic SST with the
position output calibration and bright object projection options. The
SST has a ground command star magnitude threshold setting of 46, 45,
44 and 43. When the magnitude is set to acquire 46 or brighter stars,
the position inherent output accuracy Is 120 sec RMS with peak errors
of 240 sec. The major error components are measurable and rcpeatable
functions of tf-mperpturc, stir location In the FOV and externnl
magnetic fields. A set of calibration data sufficient to effect
4-1*4
FIGURE 4-3 BALL BROTHER'S CT401 STAR TRACKER
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position output accuracy of 10 arc see RMS is supplied with each
tracker having the position output calibration option. Via a
ground calibration process, this position output calibration is
actually accomplished by a set of third order, ten-term polynomial
in each output axis. The position calibration equations are:
Vc " Cl + C2V + C3** * Ct?* + C5^ H * Sb™2 + C7^ * C8H2 *
»
C9H -f C1QHV (4.1*
He - dx + d2V + djV2 + d^ + djV2 H + dfiVH2 + d?H3 +~
dgH2 + .'9H -»• d1QHV (4.2)
i
where Vc = Compensated vertical reading
He ° Compensated horizontal reading
V,H » Vertical and horizontal readout before compensation
Cny da = Coefficients obtained from ground calibration
One should bear in mind that this position output calibration is a
software package and can reside in the onboard computer. It is a "must"
item in order to maintain the basic SST accuracy to 10 sec, therefore,
it must be considered in the onboard computation consideration. When the
target is acquired and the SST enters the track mode, the V and H
'i ^
readouts are delivered at the rate of every 40V ms. Thus, the position
output compensator represented in Equation (4.1) and (4.2) is also
evaluated at the interval of 40 ms or multiples of this. A SST system
evaluation waj conducted and the results are presented In Table 4.7.
(1) This time specification corresponds to Ball Brother's anticipated
of an i«Ti»-oved version of the BHP.C-SST
IABLE 4.7 SST SYSTEM EVALUATION
CONSIDERATION FACTOR DESCRIPTION
Ufa Cycle Costs
Design and Development
Build
Test
* •
rarformance-Physical Attributes
Weight and Mass Properties
Volume, Area, Size
Complexity-Passive Electrical
Mechanical
Accessibility/Maintainability
Potential for Ig demonstration
Modulatity
Technical Uncertainty
Performance-Functional Attributes
EMI-Susceptlbility
20QX/Bystems
Engineering is complete.
in progress for Shuttle.
Flight build
Most components manufactured at
contractor's facility. Assembly is
performed at contractor's facility.
In production.
Ground checkout procedures and test
equipment available at suppliers. System
level testing limited. Qualification .
test to be conducted.
Weight 25 Ib including sunshade.
Sunshade weight 5 Ib.
14 x 6.5 x 6.5 not including sunshr.de.
Sunshade 16 in dianater x 24 inch length.
Modular electrical construction
non-redundant.
No movable parts except shutter for sun
protection.
Designed for accessibility and
maintainability
Testing in 1 g field for verification
with co problem.
Yes
None
Thermal - 10°C to 50°C .fi°/sec rate
16.7 g RMS random lOg sinusoidal
SST is designed to meet EMC requirements
of MIL-STD-661 equipment
TABLE &.7 SST SYSTEM EVALUATION
CONSIDERATION FACTOR
Maintainability /Accessibility
•Power Consumption (users)
Standby power required
Average power required
Peak power required
Mission Effectiveness
Targeting, Pointing, Coverage
Lifetime
Reliability
Survlvabllity
Technical Uncertainty
Growth
Software complexity
Ground support-updates
Downlink Processing
In-Fllght Calibration
Ground Checkout
Testability
Schedules
'Design
DESCRIPTION
Tests
Modular design
19.0 watts
None
19.0 watts
22 watt when shutter is operated
Accuracy 11.3 arc sec with all errors
considered
3 years
System reliability 0.9978 at end of
3 years
Designed for launch environments and
operating orbit environment
None
Unknown at this time
Simpler, only periodic update neceasary
Require storage of star catalog-
smaller sub catalog generation
Require star identification and sub
catalog linking
Easier under low slew rate
Verification of system operation not
complex
Adequate test output available
System developed and In production.
No facility mod required.
Subcontract procurement
Interface available to perform self
check and verify system level interfaces
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4.2.2 Trade Study
A trade study was conducted between the NASA Standard SST and
other celestial sensor systems using celestial stars for the attitude
determination function. First, a trade study between the SST and a star
mapper is presented. Second, a comparison between the SST and other fixed-
head star trackers is presented and finally, a comparison with the next
generation star tracker-Charge Coupled Device (CCD) is presented. The
two significant factors considered in the trade study are:
(1) The system must be able to operate in both the inertla1 hold and
dynamic environments jpf MMZ> solar, earth, and stellar missions.
(2) The system must possess high accuracy with good dcta coverage
probability.
4.2.2.1 Comparison with Star Mapper
The Star Mapper is generally a slit type sensor which uses the
spacecraft rotational motion to provide set :ch and sensing functions.
The spacecraft rotation causes the sensor to scan the celestial sphere.
As the star image on the focal plane passes e. slit, the star is sensed
by the detector. If the signal is above the threshold, a pulse is
generated by the electronics, signifying the star presence. The
crossing tine of the first slit and the elapsed time between the
crossing of first slit and the following one(s) together with the star
catalog provide the target star attitude information.
The trade study was made between the SST and a Bendix SSA star
taioner. The trade stud" results rre presented In Table 4.8.
.10
TABLE 4.8 COMPARISON BETWEEN SST AND BENDDC SSA STAR MAPPER
CONSIDERATION FACTOR
Dynamic Range (°/eec)
Accuracy 2<r - Arc Sec)
Reliability (KTBF-Hrs)
Cost (Per Unit)
Weight (Ibs.)
Power (watts)
Size (in3)
r
Star Magnitude
Software Requirement
In-Flight Calibration
SST
Zero to 0*7
10
188,680
200K
25
19
14 x 6.5 x 6.5
46, +5, 44, 43
Less Requirement
Easy
BENDDC SSA STAR MAPPER
0.05 ~ 6
5
429,400
1,OOOK
63
7
12 x 12 x 10
*
44
More Complex
Difficult
Prom Table 4.8, one can see that although the Star Mapper has better
accuracy and reliability, the SST is superior in all other aspects.
The most important factor is that the Star Mapper cannot be used in
the stellar mission and the inertial hold node of the solar mission
because it depends upon the spacecraft motion to acquire stars.
Therefore, for MMS mission consideration, the SST should be selected
over the star mappers.
4.2.2.2 Comparison with other Fixed Head Star Trackers
A comparison between the SST and Jther star trackers was conducted.
The comparison la shown in Table 4.9. Although both the Honeywell and
TRW cracker have better accui icy than the SST, there are two major
problcirs to use these cwo tru. kors for MMS Mlss'on. First, the star
. t
tracker sensitivity for chose two trackers are 46 and brighter.
This creates numerous data and storage and processing problems for
onboard systems because there are about 14,000 stars for 48 magnitude
and brighter. Secondly, the smaller FOV of those two trackers impose
a problem under dynamic environment since fever good quality star
signals may be obtainable before it leaves the FOV.• Because of chose
two restrictions, both the Honeywell and TRW star, trackers can be used
only during the stellar mission but may have difficulty for the solar
and Earth missions. There are other star trackers such as the ITT
tracker which has large FOV and dynamic range but do not possess
4
required accuracy. Thus, the SST is still superior for MMS OADS usage.
TABLE 4.9 COMPARISON OF STAR TRACKER CANDIDATES
STAR TRACKERS
SST
Honeywell Photon
Counting Star Tracker
TRW BADS Tracker
SENSITIVITY
(MAGNITUDE)
46, 45, 44, 4-3
48
4-10
FOV
8°*8°
2°x2°
l°xl°
CALIBRATED
ACCURACY (2 )
10 lee
— ^^\3 sec
3 dec
4.2.2.3 Comparison with CCO Unit
The CCD Star Tracker uses a charged-coupled imaging array as a
detector in place of an image dissector. The detector is a buried-
channel, line-transfer, charge-coupled device (CCD), with vertical and
horizontal picture elements. A typical detector contains 488 vertical
by 380 horizontal picture elements within an active linage area of 8.8 mm
by 11.4 ran. Tt<u detector Is cooled to an operating temperature below
0°C with an array of peltier affect thermo-electric junctions.
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The detector array is readout with high speed microprogrammable
logic. At those places in the field of view where star energy is
'detected, the operation is slowed to allow analog to digital conversion
of the signal charge of each picture element, cr "pixel" in the region.
A micro-processor is employed to compute the location of the centroid of
the star images to an accuracy of about 1/10 of the inter-pixel distance *
and to provide sequencing and control functions. The CCD unit posses
some distinct advantages over the image dissector star tracker (i.e.,
SST). Those are: the ability lo track multiple stars simultaneously,
no sensitivity to magnetic fields, and improved accuracy. At the present
time, TRW, BBRC, and Honeywell are evaluating the performance of CCD in
the laboratory using experimental breadboard models. The preliminary
characteristics of both the BBRC and TRW CCD units are presented in
Table 4.10. Because the CCD unit 'has approximately the same FOV and
dynamic range as the SST unit with better accuracy, it can be considered
as the primary alternative for the SST for the MMS mission once it is
fully tested and qualified.
4.2.3 Conclusion of Trade Study
Based upon the above trade studies, we conclude that the NASA-
Standard Star Tracker is the best candidate for MMS mission at the
present time. An alternative of using the CCD unit after full develop-
ment is recommended. It is also recommended that the SST should be
used under the condition that the spacecraft slew rate is less than
O.S /sec in order to maintain its accuracy. Considering most of the
MMS mission modes, this restriction is Justified and the method of
using the SST in combination with DRIRU-II unit will be presented in the
next section. a
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TAB1E 4.10 - PRELPCHARY CHARACTERISTICS OF CCD STAR TRACKER
CHARACTERISTIC • UNITS
Field of View
Total ' ' fleg
Instantaneous arc mln
Optical System
Focal Length mm
f/NO
Transmission
Detector
Type
Number of Clements
Image Area mm
Configuration
Elactronics
Integration Time sec
(for 46 M Star)
Readout Rate sec
(Cor 46 M Star)
Star Position Output
Vertical Digital
Horizontal Digital
Star Magnitude Digital
rp<?nte Intorvil •••« c
(for +6 M star)
TRW
0.60 x '8.53
.81 x 1.35
76
 r
.87
.75
Fairchild CCD
488 x 380
8.8 x 11.4
Front Illuminated,
Interline Transfer
.100 max
.100
12 Bit Serial
12 Bit Serial
12 Bit Serial
.100 max
BBRC
7.1 x 9.2
70
488 x 380
8.8 x 11.4
Front Illuminated,
Interline Transfer
.100 max
.100
.100 max
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TABIK 4.10 PRELIMINARY CHARACTEP.ISTICS OP CCP STAR TRACKER - (Contini
CHARACTERISTIC
Accuracy (1 slgma)
Vertical
Horizontal
Total
Physical
Weight
Volume
Power
Development
Status
UNITS
arc see
arc sec
arc sec
TRW
*
7.4
4.1
4.75
Ib 7
in. 6 x 6 x 12
watts . 9.5 @ 28 VOC
Breadboard
in Test
BBRC
5.0
26 <? 28 VDC
Breadboard
in Test
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o4,3 GPS Magnavox Receiver/Processor Assembly
4.3.1 Global Positioning System Summary.
The Global Positioning System (GPS) consists of 24 navigation '
space vehicles (SV) at an altitude of 20,182 fan with an orbital
period of 12 hours. A minimum of six and a nmimnn of eleven space
vehicles will be visible at one time. The Host Vehicle (HV) GPS
Receiver/Processor Assembly (R/PA) will receive data from the GPS
apace vehicles when they are five degrees above the horizon. The
expected position and velocity accuracies for a 500 km circular polar
' orbit were determined by a computer program at Martin Marietta and '
are listed below. [Satin, l]
Position: 12 M (1»)
Velocity: .0061 M/sec (1<9
Time: 9 nanosec (3»)
The above time accuracy was taken from [Birnbaum, l]. The problem of
determining the Host Vehicle's position and velocity was solved in two
phases. The first phase was to determine the GPS space vehicle ephenerli
using the ground control segment. The second phase was to determine the
Host Vehicle's position and velocity accuracies using the GPS pseudo-
range measurements for navigation purposes. The a priori user position
and velocity errors in the radial (U), downtrack (V) and out-of-plane
(W) coordinate arc listed below:
U - 9144 M - 3<r U - 21.4 M/S - 3*
V - 14240 M - 3» V - 7.6 M/S - 3<r
W - 2134 M - 3<r W - 3.05 M/S - 3"
I
Tim position and velocity errors computed are conservative since
it vas later determined the error in the Earth's gravitational
constant was an order of magnitude too large.
4.3.2 Host Vehicle's Conmand Interface to the Magnavox Receiver/
Processor Assembly • • • ' >
The Receiver/Processor Assembly receives from the Host Vehicle
external control signals, pulse commands and data commands. [API, l]
gives a complete description of these commands. A auomary of the
important commands is given below.
The significant external control commands are:
• HV Thrust Flag - The R/PA accepts a command which indicates an
adjustment to the HV orbit is in progress.
• Time Strobes - The R/PA can receive four independent time strobes
from the Host Vehicle. For each time strobe, the R/PA time code
generator contents are saved with the leading edge _of the HV
time strobe and stored in R/PA memory for transmission to the
ground. Each HV time strobe has an identification and quality
flag.
The principal function of pulse commands is to operate the system.
The maximum number of pulse coomands is twelve. Specific functions of
the pulse command are:
• R/PA power on/off
• Select R/PA mode of operation. Mode of operation include
boot, command and navigate,
• Selection of R/PA oscillator
• Operation of R/PA time code generator
1
 /
Date commands are used to initialize the system. Specific
data commands are listed below.
e Select data file output - The R/PA generates twelve data
files for output. The user selects which files are to be
sent to the Host Vehicle.
• • Initialize the R/PA tine code generator.
• HV almanac upload - The HV almanac is required at initialization.
• GFS space vehicles almanac upload - The GPS space vehicles
almanac upload is optional. If it is not uploaded, it will he
collected from the GFS appce vehicles by an almanac collection
command. The GPS space vehicle almanac is used by the R/PA for
selecting GFS space vehicles for navigation.
• Other data commands are set receiver channel, set mode of operation,
and memory dump.
4.3.3 GFS Magnavox Receiver/Processor Assembly Output to the Host Vehicle
The Host Vehicle is required to sample ten analog measurements at
least once every eight seconds and 16 binary measurements at least once
every four seconds. These measurements represent the health and status
of the R/FA.
The R/PA outputs twelve data files. Each data file is output once
every six seconds or multiple of six seconds depending upon user
requirements. As indicated in the previous section, the user can specify
which files to output. File 7 (navigation best estimate) is the file of
interest to GADS; although, at the last interchange meeting at GSFC, it
was reconnended that wo use both (ties 6 and ? since they may merge
O in tlie f»jtisr».
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Ihe contents of File 7 are listed in Table 4.11. Position and
velocity In File 7 are given In the Earth Centered - Earth-Fixed
(ECEF) Coordinate System which Is designed as follow.
n
TABLE 4.11 CONTENTS OF PILE 7
0 TR1 • USER TIME CODE GENERATOR MARK INDICATING (MEN THE
TIKE MARKER (EPOCH 1) ON THE GPS SIGNAL ARRIVED
• TIME • RECEIVER'S GPS TIME OF ARRIVAL OF EPOCH 1
• X, Y, Z - USER POSITION IN THE EARTH CENTERED • EARTH-FIXFD
(ECEF) COORDINATE SYSTEM
V ,V ,V - USER VELOCITY IN ECEF COORDINATE SYSTEMit y z
Cjj - USER DRAG COEFFICIENT
*p2 - USER POSITION VARIANCE
*v2 - USER VELOCITY VARIANCE
I
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t '
• X is la the true equatorial plane in the direction of
Greenwich Meridian
• Z is along the true earth spin axis, positive in the
Northern Hemisphere
A * A
• Y - 2 x X
CADS requires the position and velocity in the inertla1 reference
.frame defined in Section 3.2. The transformation between the ECEF
and inertial reference coordinate system is shown in Figure 4-4.
The ECEF coordinate system is Identical with the Earth reference
coordinate system defined in Section 3.2.
i-
A summary of the relationship between the GPS Receiver/Processor.
Assembly and the Host Vehicle is shown la Figure 4-5. . •
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Y
Z
JECEF
EQUATORIAL PLANE
Z (ECEF)
GREENWICH MERIDIAN PLANE
(ECEF)
X (ECEF)
GPS
Earth Rotation Rate
GPS Time
INERTIAL REFERENCE AND EARTH CENTERED
EARTH FIXED COORDINATE SYSTEM
FIGURE 4-4
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5.0 MISSION PERFORMANCE STUDY
A performance atudy was done on Che attitude determination ayatorn
(ADS) for tbe mission* defined in Section 3. Section 5.1 describes tht
simulator and the XKD and star tracker update algorithms used in this
study. Sensors errors are given in Section 5.2. Section 5.3 presents the
sensitivity study done on the OADS sensors and onbesrd integrator. The
performance results for each mission are presented in Section 5.4.
5.1 Simulator Description
A schematic diagram of the simulator used in the performance atudy is
shown in Figure 5-1. The system has two basic subsystems: the inertial
measurement unit (ItiU) subsystem and the star tracker update subsystem.
Each subsystem is described in the following sections.
5.1.1 Inertial Measurement Unit Subsystem
A detailed IMU block diagram is shown in Figure 5-2. Three two
degree of freedom dry-tuned gyros are modelled to provide redundant
vehicle rate measurements. Pulse counts are sampled at 20 Kx frequency
and converted into angular rates in deg/sec by rate reconstruction
software. The raw channel output angular ratea are compensated for
static and dynamic errors by compensation software. The 6 compensated
angular rates, which represent a set of redundant vehicle 3-axis body
rates, will pass through the onboard data reduction processor and the
vehicle rate vector W^ is obtained. The ^ vector will be used for
attitude knowledge, star update compensation end the strapdown Integrator.
As shown In F1"«ire 5-2. th* -»' o vctor cin il«>o be used for attitude
control of the spacecraft. A rlnloum variance weighted least square
processor fa mod 03 th«s data rcdjctloT processor [Yon^ , l] . The
reduced body rate vector W^ Is fed Into a numerical Integrator. The
quctcrnlon vector i» used as the Internal state vector with periodic update
05-2
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from the scar tracker attitude update software. A second order Runga-
Kutta integrator -1th a 20 Hz integration frequency ia currently
selected for the atrapdovn system.
«
5.1.2 Star Tracker Subsystem
Figure 5-3 shows the detailed star tracker algorithm block
diagram. Yong [Yong, 2j discusses the star update analytic details
of the star tracker subsystem.
(then the star tracker(s) acquire and lock on to target atars, a
set of tim-eattached raw two axes V (vertical) and H (horizontal)
readouts are generated at the rate of 40 ma. Temperature and
magnetic sensitivity to the V and H readouts are compensated by a
10 term 3rd order polynomial onboard compensator. Bad V It H
readings are rejected via the d&ta editing software. When more than
one tracker acquires a star, the V and H reading from each tracker
is synchronized In ties using the rate knowledge obtained from the
DID if the satellite possesses angular rates in inertial space. The
target unit vectors in the star tracker frame are then constructed
for attitude determination processing.
A star catalog is generated from SAO star catalog which contains
the right ascension, declination, visual magnitude and other essential
information. For star magnitudes of +5.0 aud brighter about 1500
stars will be stored onboard if enough apace is available. A trade
study should be conducted to determine the number of stars to ba stored
onboard for the MMS missions. Star subcata.\ogs are generated containing
stars within +5.6 degrees radius from the boresight of each tracker.
A direct natchlng algorithm Is enployod for «tar Identification between
the accutred target and catalog stars. Once Identification la confirmed,
iCO
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$oth the target unit vector In the tracker frame and selected
catalog stars In the inertlal frame are sent to the filter for the
ctar attitude update proctss.
A multi-stage sequential Kaloan filter was developed for the
star attitude determination systes. The state variables are defined
t
is the small angle rotations between the computed (from IMU) and the
•rue vehicle body frames. The filter Is operated at a frequency of 5 Hz
:r less. A measurement equation is established relating the measurement
quantities (star unit vectors) and state variables. Through filter
•.recessing a best estimate of the state variables and its error covariance
matrix is obtained. When the update of the IMU is desired, the small
«rror angles are converted into the quaternion errors to update che
itrapdown IMU system. . , .
5.2 Censor Error Sources
This section discusses the nominal gyro, star tracker, and GPS errors
used in the mission performance study.
5.2.1 Cvro Errors
The nominal gyro errors used in the mission performance study
are given in Table 5.1. The nominal errors were given by the vendor
(teledyne, Ij. These nominal errors were based upon the testing of '
the SDG-5 gyros in the past two years and are believed to be the
•
maximum possible uncertainty errors for the SDG-5 gyros used in the DRIRU-II
system. Explanations shoulu be given regarding the nominal parameters
shown in Table 5.1. Pertaining to the gyro-to-gyro misalignment in
7 hie 5.1, TcTedync has indicated fhnt the Individual gyro to the
mounting"block realignment can be measured on ground to the
of 10 arc 3cconv .. Tins Is an lopolute neasurervnt accuracy
5-*
Teledyne has been able to achieve on ground;' therefore, it should be
considered at more than 3» accuracy value. It is, however, questionable
that the misalignment values will remain the same after,the launch
environment, flight temperature variation, and other environmental
impacts. An onboard calibration method has been studied by Martin
Marietta £Martin Marietta, ij. From the simulation results, it Is
believed that we can calibrate the gyro-to-gyro misalignment to the
value of accuracy uncertainty of 20 arc seconds 2<r. This is a rather
conservative value, especially if we know the non-orthogonality as
accurate as S arc-seconds. •
TABIE 5.1 TELEDYNE SDG-5 TDF NOMINAL ERROR PARAMETERS (2o)
ERROR SOURCE ITEMS
Gyro-to-Gyro misalignment
Scale Factor
Linearity Asymmetry
Temperature Sensitive
Nonorthogonality
Bias Drift
Temperature Drift
Motor Dynamics
Cross Coupling
Uncotnpensable Errors
Random Noise Standard Deviation
Temperature Variation During Simulation
ACCURACY UNCERTAINTY
20 arc-sec
SO PPM
2 PPM/°F
20 arc-sec
0.001°/hr
2 PPM/op
0.006°/hr
0.01°/hr
0.004°/hr
0.1 x 10"4
5°F
The SDC-5 gyro physical properties ujod for the simulation are
p.ivcn In Table 5.2.
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TAB1E 5.2 SDC-5 GYRO PHYSICAL PROPERTIES
Tranaverse Moment of Inertia 2380 gram-cm
2
Polar Homnnt of luertia 1600 gram-cm
Angular Momentum 1 x 10 cgs unit
The la scale factor accuracy given by the vendor is 25 PPM for
linearity and asynmetry, and 1 PPM/ F for temperature sensitive.
Assuming the 'accuracy uncertainty follows normal distribution, a 2»
value is then ueed to represent the scale factor uncertainty. This
assumption is also used for the other error source uncertainties,
such as bias, dynamic errors, and uncompensable errors, etc. The
nonorthogonality accuracy is taken the same as the misalignment
value (2C arc-seconds - 2<r). However, it was later learned from
Teledyne that this value can be measured to the accuracy of 5 arc-
seconds - lOff uncertainty on ground and little change is anticipated
due to launch and flight maneuvering impact. Thus, the 20 arc-second
nonorthogonality value is a very much exaggerated value to be used
for the nominal error simulation. The random noise value is obtained
from the SDG-5 gyro PSD <md first difference test value conducted here
at Martin Marietta [Martin Marietta, 2J. The value of transverse
moment of inertia given in Table 5.2 is computed from the SDG-5 gyro
size and configuration [Yong, 3] .
5.2.2 Star Tracker, Update Error Sources
The s.tar tracVcr is u-.uil to periodically update the IMU
reference to maintain attitude determination accuracy. The attitude
uprt.ite error bcurccs cvn be divided into star catalog and star trjc'/cr
I
errors.
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5.2.2.1 Star Catalog Error '
Star position uncertainty - The average star position error for tho
SAO star catalog Is 0.5 arc-second la. Thus, ve assume the 2or position
error is 1 arc-second.
Star Motion Error - The highest annual notion for 45 visual
magnitude and brighter stars if 0.75 x 10" deg/yr. This error
depends upon the frequency of updating the onboard star catalog. If
the star catalog is updated every half year, then the maximum possible
position error due ro star motion is 1.35 arc-second.
Aberration Error - Aberration is the apparent shift of the star
position due to S/C motion, and for an earth-orbiting S/C is approximately
5 arc-seconds maximum. However, this error can be estimated by a
software relation and can be estimated and reduced to 1 arc-second 2».
Other star related errors such as faint background, multiple star
mis-identification and quantIzation/eTrors are relatively small compared
to the above three error sources. Therefore, they are assumed negligible
and are not included in the simulation error model.
5.2.2.2 Star Tracker Errors
Basic Tracker Accuracy - The BBRC-SST star tracker can achieve
10 arc-seconds (2») accuracy after onboard temperature, magnetic and
star intensity compensation if the S/C slew rate is lower than 0.5°/sec.
For MMS missions, the star tracker update shall always operate during
the non-maneuvering mode, therefore, the 10 arc-second basic accuracy
can he ,T?«;«arod [Clcvln^cr, 1J.
Quantization Error - The star position of BBRC-SST is indicated
by a 12-bit digital vcrd for V & H and will produce an error of .ibout
2 arc-seconds (20)•
S-Q
Boresight Axis Misalignment - The tracker can maintain a null
accuracy of 10 arc seconds (29). At the tine being, It is not certain
how uuch this misalignment error can be removed fron on-orbit
calibration. Thus, a 10 arc-second (2o) misalignment error is assumed.
Time Tagging Error - With the S/C in the Earth mission environment
the V & H readout time differential must be compensated by knowing the
orbital rate vector In the tracker trame. Assuming the time tagging
.0
accuracy of 5 ma and the rate error of 0.1 x 10~ /sec, this error is
negligible.
The star tracker basic accuracy, quantization and bore sight mis-
t
alignment errors are modelled in the s leu la t Ion program. The time
tagging error, although unimportant in the MMS case, is also modelled.
The significant star tracker update error sources -are summarized in
Table S.3.
EUROS. SOURCE ' - ERROR LE^ SL (2a) ARC SEC
/
Star Catalog Error
Position Uncertainty 1.0
Star Motion Error 1.35
Aberration Error 1.0
Star Tracker Error
Basic Accuracy 10 -
Quantization 2
Bores ight Axis Misalignment 10
TABLE 5.3 STAR UPDATE ERROR SOURCE SUMMARY TABLE
5.2.3 Global Positioning System Orbit Errors
The global positioning system errors used In the»»nission performance,
stu-Jy arc liat-tJ I- 7iM« 5.4 [s ttln, ll . The satellites position and '
velocity errors In Che performance study were modelled using a Gaussian
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TABIE 5.4 GPS ORBIT ERRORS USFD IN PERFORMANCE STUDY
Position
Velocity
Time
24 m (2v)
.0122 n/aec (2<r)
18 nano see (2»)
o
As indicated in Section 4.3, the GPS Magnavox receiver sends to the
user position, velocity, and time every six secondr. The errors in
Table S.4 apply only to the beginning of the six-second interval.
Between the six-second intervals, the user satellite's orbital position
and velocity deteriorates. The amount of deterioration depends up^n
the onboard orbit propagator accuracy. How ouch the user orbit accuracy
deteriorates and the effect on the satellite's attitude is discussed in
Section 5.4.4.
5.3 Sensitivity Study
A sensitivity study was done on several integration methods, gyro
errors, star tracker errors, and orbit errors. Results are presented in the
following sections. The pointing error angle used in the Earth missions and
sensitivity study is defined as the RSS value of the pitch and roll error
angles. The pointing error used in the solar and stellar missions 'is defined
as the RSS value of the right ascension and declination error angles.
5,3.1 'Maneuver Profiles
The maneuver profiles used in the performance and sensitivity
studies are shown in Figure 5-4. The sensitivity study maneuver
profile was the 2 /sec., 20 decree maneuver for a 400 km circular orbit.
The Initial attitude state was zero yaw and roll errors with a .004
degree pitch error. All maneuvers were along the pitch axis.
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3.3.2 Sensitivity Due to Numerical Integration
Three numerical integration methods were investigated to
determine whf-:h integration method provided the best pointing
accuracy with a minimum computational requirement. The three
integration methods were first order Taylor expansion, second order .
Runga-Kutta and fourth order Runga-Kutta. The sensitivity study
maneuver profile discussed in Section 5.3.1 and nominal gyro and orbit
parameters discussed in Section 5.2 were used. The crifericn used in
determining which integration method and step size would be satisfactory
was to maintain a pointing error of less than .01 degree durirg the
2 deg/sec maneuver, for a AOO km circular orbit.
The results of the study are shown in Table 5.5. From Table 5.5
the first order Taylor expansion method did not satisfy the pointing
requirement. The second and fourth order Runga-Kutta methods do satisfy
the pointing requirement for integration stepsizea of 0.05 and 0.01
seconds and give nearly identical results. '
Because the effect of the control system on the satellite attitude
notion is unknown and high frequency motion may exist, the 0.05 second
integration stepsize was selected. Since the second order Runga-Kutta
method requires less computations and storage than the fourth-order
Runga-Kutta, the second order Runga-Kutta method was selected with the
fixed integration stepsize of 0.05 seconds, for use in the performance
study as well as the OADS onboard integration requirement.
The integration error occurs from the size of the integration
stepsize (truncation error) and for a maneuver whether the start time
of the Integration interval coincides with the start time of the
maneuver acceleration phase [Yong, l}. The latter error is Illustrated
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la Figura 5-5. As shown in Figure 5-5 (a) the start of the
Integration interval coincides with the start of the acceleration
phase and no integration error occurs. In Figure 5-5 (b) the start
occurs before the acceleration phase and an integration error is
introduced. Since it is doubtful the integration interval trill
start at the acceleration phase or any attempt will be made to
•
coordinate with the start of the integration interval and maneuver-
acceleration phane, this type of integration error should be considered.
This error can be reduced by using a small integration stepsize.
For the GADS study, the 0.05 integration stepsize was chosen f.
handle the above errors and still maintain a 0.01 degree pointing
accuracy for a .maneuver rate of 2 /sec. If the maneuver rate is lower
or a constant rate exists, a larger stepsize can be used. Therefore,
for QADS-type missions it may be desirable to have the capability to
change the integration stepsize onboard as a function of sensed rates or
by ground command for different maneuver and tracking sequences. Studies
will be required to determine the effect of changing integration step-
sizes on the satellite computer configuration since less computing
power would be required at a larger integration stepsize. This would
also have an impact on the operational aspects of the missions.
5.3.3 Gyro Error Sensitivity Analysis
Sensitivity of various gyro error sources were studied using the
maneuver profile discussed in Section 5.3.1. The gyro error
parameter uncertainty values in Table 5.1 were used as the nominal case.
Sinulation runs were cade by betting each individual error source to
zero while the other error sources remained at the nominal value. The
result on the pointing error ol zeroing each error source is. compared
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Qwith the pointing error of the nominal case. The purpose of this
sensitivity analysis is to see what are the dominant error sources
for the type of mission being considered. The results are given in „
Table 5.6. As shown by the table, the scale factor, gyro-to-gyro
misalignment and nonorthogonality are the dominant error sources. A
sensitivity study on the three dominant error sources vas conducted
The results are presented below.
Gyro Scale Factor Error - The nominal 2a scale factor value is SO PPM
for linearity and asycmetry, 2 PPM/°F for temperature sensitivity. The
linearity and asymmetry are the dominant error sources compared to the
temperature sensitivity in the scale factor sensitivity study; therefore,
only the linearity and asymmetry scale factor is varied except at zero
when both are set equal co rero. The range of variation is from 0 to
200 PPM and the result Is shown In Figure 5-6.
Cyro-to-Gyro Misalignment Error - The aseuasd nominal 2a gyro=to=
gyro oiaslignneni. value is 20 arc-seconds. As Indicated by Teledyne
[jeledyne, i] this Is a conservative misalignment accuracy uncertainty
from on-orbi'-. calibration. Assumptions are made that the misalignment
value-can be compensated by the onboard compensator to a value of 20
arc second uncertainty. The range of misalignment variation Is from
0 to 40 arc-seconds for all three gyros in the DRIRU-H systems. The
results are shown In Figure 5-7.
HonorthoKonallc" Errcr - The nominal 2<i nonirthogonality error Is
20 arc-seconds. The error was varied from 0 to 40 arc-seconds and
the results are shown In Figure 5-8.
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TABLE 5.6 POINTING ERROR FOR EACH INDIVIDUAL GYRO ERROR TERM
Gyro Error Term
Scale Factor
Gyro-co-Gyro Misalignment
Nonorthogonality
Drift Bias
Motor Dynamics
^Random Noise
Dynamic Errors
Pointing Error Difference
From, the
*"la"rc-8ec-2»)
3.768
2.312
1.270
0.251
0.0
0.011
0.018
' \
25 .,
20 -1
o
r<4
U
u
10 J
g
3
I
100 ISO0 0^ inn "" 200
POINTING ERROR (2<r) AS A FUNCTION OF SCALE FACTOR
FIGURE 5-6
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I5.3.4 Star Tracker Update Error Sensitivity Analysts
Aa indicated in the previous sections, the star tracker update
is employed when the pointing error reaches a certain value by using
the DfU strapdovn integration alone and while the S/C is in orbital
rate or in a vertically fixed condition. After the tracker acquires the
stars, the compensated and edited V and H readout of the target star is
processed by a Kalman filter processor after a star in the catalog is
identified. Assume the star tracker update is activated when the pointing
error of IMU determination approaches 0.01 degrees and the Kalman
filtering update frequency is 5 Hz. After 4 seconds of continuous star
acquisition, the pointing error is reduced to 0.004 degrees (14.4 arc sec).
•
Although further star acquisition continues, there ia little Improvement In
the performance results. (The filter converges rather slowly after the
first 4 seconds.) This result indicates that if continuous star infor-
mation is rvallable (foi SST tracker, this is highly possible), the star
tracker update software package needs to be activated only 4-10 seconds
• •
after the initial star acquisition.
The star update errors discussed in Section 5.2.2 are all modelled
as Gaussian white noise except the boresight axis misalignment, which is
treated as bias error. Sensitivity analysis has been conducted on the
stai update related errors and the result is summarized in Table 5.7.
TABLE 5.7 STAR UPDATE ERROR SOURCE SENSITIVITY
Percentage of Error Condition
Boresight axis misalignment 72
Basic V & H readout accuracy 17
Star catalog related uriocs 8
Others 3 x—vo
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aAs Indicated in the table, boresight axis misalignment is the
dominant error source for star tracker update. Improvement of
performance is anticipated if better information can be achieved"from ,
periodic calibration procedure on this bias error.
5.3.5 Orbit Errors Sensitivity Analysis
The orbit errors consist of an error from the onboard orbit
generator when it computes the satellite's position and velocity between
the GPS receiver aix seconds update interval and the GPS receiver time,
position, and velocity errors.
Two onboard orbit generators were investigated: , a two-body orbit
generator and a position and velocity propagator. The two-body
orbit generator Inputs Keplerian elements and outputs position and
velocity. The position and velocity propagator computes an acceleration
from the current and previous GPS velocity. Using the current position,
velocity and the acceleration, the position and velocity propagator
computes the satellite position and velocity. The algorithm for the
position and velocity propagator is listed in Figure 5-9.
To determine the accuracy of the above orbit generators, a six-
second computer run was done using the Goddard Trajectory Determination
System (GTDS) [Goddard, ^simulation orbit as the true orbitv A 12th
order CowelI/Adams predictor-corrector integration scheme with a 9th
\
order polynomial geopotential model was used in GTDS to integrate
the Cowell equations of motion. A comparison of the GTDS orbit to the
two-body orbit generator and the position and velocity propagator with
a stepsize of .05 sec at the end of six seconds given in fable 5.8.
As can he spcn In Table 5.8. the errors from either method are small.
Since the two-body orbit generator requires a large amount of computation,
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Che posit4* and velocity propagator was selected as the OADS onboard
orbit generator.
The results for the orbit position and velocity propagator, as
shown in Table 5.8, are based on computing a new position and
velocity every SO as. Since the orbit position and velocity may
not be required every SO as (or the onboard computer may not be
able to compute position and velocity every SO en); a study'was
done to determine the effect on position and velocity if the stepsize
was increased. No difference in the velocity errors occurs for
various stepsizes when using the position and velocity propagator.
For all cases, the velocity error was 0.4 a/sec. The position errors
for various stepsizes are presented in Figure 5-10.
The satellite position and velocity errors from the Global
Positioning System listed in Table 5.4 were modelled in the
simulation as a Gaussian distribution and added to the position and
velocity propagator output. A sensitivity study using the designated
maneuver profile was done on the GPS errors by varying the nominal
29 values from 1 to 10 times the nominal values. Using the nominal
orbit errors the effect on the pointing error angle was 0.73 arc sec.
Increasing the orbit error 10 times results in a pointing error of
6.83 arc sec. From the above results it was determined that the nominal
orbit errors have a relatively insignificant effect on the satellite's
pointing error.
5.4 Nominal Performance Results
The proposed OADS attitude determination procedure Is to use the IMU
strdp'iown pnckage as primary senior to continuously provide the reference
i.<»i irom the r^tc integral ion. As the reference accuracy gradually
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5.4 Nominal Performance Results - (Continued)
deteriorates due to the cumulated gyro errors, the star tracker will be
activated to update the reference information after star acquisition and
the filtering process. By properly mounting the star trackers such that
the tracker data will not be reduced significantly by Earth, sun, or bad
geometry the star update performance is relatively Independent of the
three different MMS missions. However, the orbit rate correction reduced
the error in the earth mission, which is relatively small as indicated by
the error sensitivity analysis. With the error parameter values described
in -Table 5.3, the star update gives 0.004° (14.4 arc sec) 2? pointing accuracyi
after a continuous sighting of stars. Thus, the performance analysis in the
following paragraphs la concentrating on the primary attitude determination
sensor*, the DID. The performance study determined what was the resultant error
after a certain type of maneuver under different mission environments and the
time interval between star tracker updates.
Performance results are presented in the following sections for the
Earth, stellar and solar missions. Due to the star tracker update accuracy,
an Initial attitude error of 0.004 degree along the pitch axis is imposed on
all missions being studied. All maneuvers were along the pitch axis using
the maneuver profiles discussed in Section 5.4.1. The nominal sensor errors
discussed in Section 5.3 were used.
" 4
5.4.1 Nominal Earth Mission Performance Results
The eazth missions of interest are 400 km, 705.3 km, and 2000 km
orbits at inclinations of 56, 98.2, and 56 degrees, respectively.
Performance results for nadir tracking, 5 /minute and 2°. 'sec
maneuver profiles defined in Section 2.1 are presented in Tables ^-^
5.9 - 5.13. Tables 5.10 - 5.13 present the performance results for ~-^
S-?8
oeach •Mneuver profile at the different altitudes. Table 5.9
presents the three maneuvers for 1ANDSAT-D (705.3 ba altitude,
98.2 degrees inclination). As shown in Table 5.9, the pointing
error rate decreases as the maneuver rate decreases. This occurs
because the effect of the gyro scale factor errors and gyro-to-gyro
misalignment errors are directly related to the body rates. From the
sensitivity study, Section 5.3.3, the above gyro errors were the most
significant.
The pointing error rate provides a way to determine how often
the attitude state needs to be updated by the star tracker. Assumiig
the nominal mission requirement Is to maintain a pointing error of. .01
degree and £ star tracker accuracy of .004 degrees, the pointing error
change between star tracker updates is 0.006 degree. The time interval
between star tracker updates for each study case was cooputed and is
presented in Table 5=14. Table 5.14 shows that as the maneuver rate
increases for a specific orbit, the more frequent attitude updates
become. This occurs because the gyro errors are directly related to
the satellite body rates as discussed above. As the satellites altitude
incieases, the orbital rate decreases resulting in a lower pointing
error rate and longer time intervals between star tracker updates. Thus,
the lower the orbit and the higher the maneuver rate, the more frequent
star tracker updates will be required for each Earth type mission.
5.4.2 Nominal Stellar Mission Performance Results
The stellar missions Investigated were 400 and 2000 km at an
inclination of 28.5 degrees. The star lock and dwell maneuver was
simulated by commanding a negative pitch rate. The resulting pointing
error, pointing error rates, and time between star tracker updates ore
presented in Table 5.15.
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TABLE 5.9 LANDSAT-D ORBIT PERFORMANCE RESULTS FOR VARIOUS MANEUVER RATES
ALTITUDE •» 705.3 km
IANDSAT-D ORBIT INCLINATION - 98.2 Dcg
FINAL PITCH
ERROR (ARC-SEC)
FINAL POINTING
ERROR (ARC-SEC)
LATITUDE ERROR
(ARC-SEC)
LONGITUDE ERROR
fARC-SEC)
ALTITUDE ERROR
00
POINTING ERROR
RATE (ARC-SEC/SEC)
NADIR
TRACKING
60 SECONDS
15.11
15.14
1.88
0.14
24.0
0.012
5° /MINUTE
20° MANEUVER
245 SECONDS
24.59
25.87
3.129
0.52
25.0
0.047
2° /SECOND
20° MANEUVER -
13 SECONDS
19.21
20.33
2.10
0.65
25.0
0.46
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TABLE 5.10 NADIR TRACKING PERFORMANCE RESULTS FOR EARTH MISSIONS
NADIR TRACKING RESULTS FOR THE EARTH MISSION
FINAL PITCH
ERROR (ARC-SEC)
FINAL POINTING
ERROR (ARC-SEC)
LATITUDE ERROR
(ARC-SEC)
LONGITUDE SRROR
(ARC-SEC)
ALTITUDE ERROR
00
POINTING ERROR
RATE (ARC-SEC/SEC)
400 km
i - 56°
60 SECONDS
15.43
15.46
1.40
1.16
25.0
0.018
705.3 km
i - 98.2°
60 SECONDS
15.11
15.14
1.88
0.14
24.0
0.012
2000 km
1-56°
60 SECONDS
14.84
14.87
3.60
3.57
22.0
0.0078
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TABLE 5.11 PEftFORMANCB RESULTS FOR A 20 DECREE MANEUVER AT 5 /MINUTE
FOR THE 400 tan AND 705.3 km ZARTH MISSIONS
5°/MINUTE - 20° MANEUVER - 245 SECONDS
FINAL PITCH
ERROR (ARC-SEC)
FINAL POINTING
ERROA (ARC-SEC)
LATITUDE ERROR
(ARC-SEC)
LONGITUDE
ERROR (ARC-SEC)
ALTITUDE ERROR
00
POINTING ERROR
RATE (ARC-SEC/SEC)
400 km
i -56°
27.63
27.67
1.3
1.56
25.0
.054
705.3 km
i - 98.2°
24.59
25.87
3.29
0.52
25.0
.047
o
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TABLE 5.12 PEYJORMANCB ?ESULTS FOR A 20 DECREE MAKEOVER AT 2°/SECOHP
FOR THE 400 km AND 705.3 km EARTH MISSIONS
2°/SECONP - 20° MANEUVER - 13 SECONDS
FINAL PITCH
ERROR (ARC-SEC)
FINAL POINTING
ERROR (ARC-SEC)
LATITUDE ERROR
(ARC- SEC)
LONGITUDE ERROR
(ARC-SEC)
ALTITUDE ERROR
(M)
POINTING ERROR
RATE (ARC-SEC/SKC)
400 km
1- 56°
24.33
t
24.35
1.12
0.79
26.0
.77
705.3 km
t - 98.2°
19.21
^ -ii. '
- - 20.33
2.10
0.65
25.0
.46
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TABLE 5.13 PERFORMANCE RESULTS FOR A 5° MANEUVER AT S°/MINUTE
AMD 2"/SECOND FOR THE 2000 km EARTH MISSION
5° MANEUVER, ALTITUDE-2000 km i • 56°
FINAL PITCH ERROR
(ARC-SEC)
FINAL POINTING
ERROR (ARC-SEC)
LATITUDE ERROR
(ARC-SEC)
LONGITUDE ERROR
(ARC-SEC)
ALTITUDE ERROR
(M)
POINTING ERROR
RATE (ARC-SEC/SEC)
5°/MINUTE
(64 SECONDS)
18.06
18.09
4.21
3.96
25. 0
0.058
2° /SECOND
(6.5 SECONDS)
16.77
16.78
3.96
..3.61
26.0
0.37
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TABUS 5.14 TIME BETWEEN STAR TRACKER ORATES FOR TBB EARTH MISSIOHS
ORBIT
ALTITUDE (km)
400.0
705.3
2000.0
TIME BETWEEN STAR TRACKER UPDATES
(MINUTES)
NADIR
TRACKING
20.00
30.00
46.15
5°/KDIUTE
MANEUVER
6.67
7.66
*6.21
2°/SECOND
MANEUVER
0.47
0.78
0.97
*Thl8 data is based on a 64 see 5 /min., 5° maneuver instead of 20
maneuver at 400 km and 705.3 km which has larger scale factor error
effect
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5.4.3 'Nominal Solar Mission Performance Results
the solar missions investigated were 400 km and 2000 km at an
inclination of 28.5 degrees. The sun lock and small scan maneuvers
were investigated. The sun look is the same as the star lock and the
xeeults axe presented in Table 5.15. The small scan maneuver was
simulated by scanning .5 degrees (the diameter of the sun) at 5 /minute.
Associated pointing error, pointing error rate, and time between star
updates is presented in Table 5-16.
5.4.4 Summary
Based upon the sensitivity and performance results, the following
• t
observations can be made.
(a) The proposed On-board Attitude Determlnatloit System consisting
of NASA Standard IKU (DRIRU-I1), NASA Standard star tracker (SST). and
GPS receiver, with the described attitude determination procedure and
algorithms, is capable of providing precision on-board attitude information
fot all these MMS missions (Earth, solar and stellar).
(b) The most significant D&J errors due to maneuvers are scale
factors and-gyro misalignment. In non-slewing environments, bias drift
is more important.
(c) The most significant star tracker error is boresight axis
misalignment. Significant improvement of performance is anticipated
if better knowledge of this error is available.
(d) If the Global Pointing System is able to .maintain its specified
accuracy, Che impact to the OADS accuracy is insignificant.
(e) As expected, the Earth mission is the most demanding one
among the MMS missions for OADS system. For the same maneuvering sequent v"N
the 400 km altitude Earth missiqn requires the most frequent updates by
B
star trackers.
j-36
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(f) As the spacecraft altitude increases, the tine required for
scar update to maintain a certain accuracy level also increases. The
CADS performance is independent to the change of orbit plane inclination.
(g) As the maneuver rate increases, the require time interval
betvfeen star update decreases due to large XMd error buildup during
i
maneuvers.
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6.6 MICROPROCESSOR SOFTWARE ANALYSIS
This section describes o*ir software analysis for « microprocessor
based spaceborne attitude control system. Figure 6-1 illustrates the
OADS elements which we have examined. A timing analysis was performed to
determine what throughput could be expected and whether this throughput
was consistent with GADS objectives. To perform the detailed timing
analysis, the actual code was written for a baseline configuration containing
Intel 8080 microprocessors and Advanced Micro Devices AM 9511 arithmetic
processor units. There were two reasons for chosing this configuration.
,First, these devices are representative of current large-scale integration
(LSI) fabrication technology. Secondly, because the devices are N-Channel ,
silicon gate metal oxide semiconductor (HMDS) technology, the 8080 and
AM 9511 are relatively power conservative,-moderate speed devices. This
latter characteristic helps to provide conservative timing estimates.
Section 7 discusses the hardware aspects of our baseline configuration as
well as the use of other types of fabrication technology in spaceborne
processing applications such as OADS.
The following paragraphs describe the results of our software analysis
of an OADS microprocessor system. Although star tracker processing id only
performed a few times per orbit, very fast processing is required when star
tracker measurements are being taken. We, therefore, performed a special IRU
and star tracker integration analysis to insure that performance objectives
could be maintained. Total system integration, involving all OADS processing
.elements, is described at the end of this section.
6.1 IRU Analysts
Figure 6-2 shows the five steps required for IRU processir.0. Previous
analysis showed tha*-rhe gyro inputs were to be sampled every 50 milliseconds (ms),
6-1
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This implies a 50 ns cycle time cor TOO processing, however, the
quaternion must be produced as early as possible to minimise the impact
on star tracker processing.
The algorithms associated with IRU processing are: data edit, rate
computation, compensation, data reduction, and integration. Although there
are many methods of editing gyro data and isolating bad readings, the
algorithm used in our timing analysis simply consisted of reading six gyro
input channels and checking that the readings be between predefined maximum
and minimum values. Rate computation consist of differencing consecutive
gyro readings and multiplying this value by the rotation rate. Since the
gyros are sampled at fixed time intervals, the rate conversion factor is a
constant. The equation therefore becomes:
W «• <Pt - \ml} \
For six values of W, compensation is necessary to correct channel race
measurements for static and dynamic gyro errors (see Section 5). Two
equations must be evaluated: .
and
Wxc - A' <»x -Vy + >y W« - By - B'V* * C'« Wy>
(Wy
for three values of W and three values of W . The data reduction algorithm
*»c y^
is a least squares algorithm for computing body rates from the corrected gyro
measurements. The equation is of the form:
H
Oncu data reduction is p'lr.'oisvd, n Is then possible to evaluate the
quaternion differential equation using a second order Runga-Kucta integration.
The equations involved with this step are of the font:
V.
'•t
V]
where
For a more detailed explanation of the algorithms associated with IRU
processing, the reader should consult Section 5.
As can be easily seen from the algorithms juet sumoarieed, IRU processing
is a computational oriented problem. Microprocessors have for some years bean
used as circuit simplification devices as well as in many small process
control applications. Only recently have the computational capabilities of these
these devices been examined for use in applications such as GADS. The Intel
8080 microprocessor is an 8-bit general-purpose processing unit. Its relatively
primitive instruction set (as compared to minicomputers) makes the 8080
> - -
undesirable for performing the arithmetic computational requirements needed
for on-board attitude determination. The Am9511, on the other hand, is
tailored to performing arithmetic computer-ions (refer to Appendix I) but its
data management capabilities are extremely limited. IRU processing vras,
therefore, initially analyzed for a system containing both an 8080 and an
Am9Sll.
In our analysis, worst case timing was always used.' For example, a
floating point cddition in the Ani9511 requires between 28 and 175 microseconds
j
depending on normalization. A high <le|iffeft of confidence can be placed in the
results we obtained since our analysis used not only conservative riming
V'i'.IWips
estimates for individual instructions but also because all of the
algorithms were coded at the instruction level without any attempt ,to
optimise the code. The following table shows the results of our timing
analysis.
TABU! 6.1 ESTIMATED IRQ THROUGHPUT USING SINGLE APP
ALGORITHM
Data Edit
Rate Computation
Compensation
Data Reduction
Integration
ALGORITHM PROCESSING
TIME fas)
.132
1.157 -
13.242
21.534
12.924
ACCUMULATIVE PROCESSING
TIME fms)
.132
2.289
15.531
37.065
49.989
We determined that all nominal IRU processing can be accomplished by
one 8080 microprocessor and one Am9511 arithmetic processor in 49.989 ms.
Although it is interesting to note that this KMOS configuration is capable
of meeting IRU throughput requirements (50 ms), the analysis shows that there
is virtually no room for expansion.
It was initially felt that OADS processing could use a multiple micro-
processor configuration to improve throughput by parallel processing.
Assuming that parallelisms exist in the IRU algorithms, dual microcomputers,
each consisting of an 8080 and Am9511, could be implemented to improve IRU
processing throughput. There is, however, an alternate configuration which
proved to be much more favorable. Figure 6-3a shows the microprocessor unit
(MFU) and arithmetic processing unit (\PU) activities during a segment of IRU
processing. The gaps in this timeline figure represent periods during which
a device (MJ*U or APU) cannot perform usefu1 work because it is waiting on
data being used by the other device. To illustrate how much this configuration
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characteristic was degrading throughput, a processor efficiency term
was calculated. This term, E, was defined as the amount of time a
processor vas performing useful work divided by the total algorithm
procensing time. Processor efficiency in the single MPU, single APU
configuration is shown in the following table.
TABLE 6.2 PROCESSOR EFFICIENCY IN SINGLE APU SYSTEM
ALGORITHM EFFICIENCY
EMPU EAPU
ACCUMULATIVE EFFICIENCY
EMPU EAPU.
1.0
.46
.33
.34
.38
0.0
.54
'.67
.66
.62
1.0
.49
.36
.35
.36
0.0
.51
.64
.65
.64
ALGORITHM
Data Edit
Rate Computation
Compensation
Data Reduction
Integration
As can be seen in the table, during IRU processing the 8080 is
performing useful work only 361 of the time while the Am9511 is busy 647..
This fact, combined with the timeline characteristics (see Figure 6-3a),
suggest that throughput could be increased significantly by the addition of
a second APU. Such a multiple APU configuration can take advantage of
parallelisms in the IRU algorithms but would be much less complex, in both
hardware and software terms, than a dual microcomputer configuration.
Figure 6-3b illustrates the overlapped processing that can be obtained in the
single MPU, dual APU configuration. The following table shows the results of
the software timing analysis of the dual APU system.
o
i-A
TABLE 6.3 ESTIMATED IRQ THROUGHPUT IN DUAL APP SYSTEM
ALGORITHM
Data Edit
Rate Computation
Compensation
Data Reduction
Integration
ALGORITHM PROCESSING
TIME fas)
.132
1.245
7.198
13.521
7.324
ACCUMULATIVE PROCESSING
TIME (ma)
.132 -
1.377
8.575
22.096
29.42
In our timing analyses, nuiteroua ways were found to code the software
*
and obtain different degrees of overlapped execution., .to attempt was made
to optimize parallel execution and the results of our analysis for the dual
API? configuration are even more conservative than for the single APU
configuration. Two performance items are Important In the dual APU configuration.
First, MPU and APU efficiency are much closer, Accumulative Eopu Is .61 and
accumulative Fapu is .56. This means that although performance may be further
improved by adding another microprocessor or arithmetic processor, the
Improvement would not be dramatic. Secondly, the 29.42 millisecond accumulative
IRU processiog tlma represents 60% machine utillzatloct.««Although many flight
computer designs are based on timing estimates showing 50% machine utilization,
we do not feel this extra safety margin would be necessary in an IRU micro-
computer system. Most flight computers are intended to be general purpose
systems whose processing requirements are dependent on total spacecraft
engineering and science needs. These needs may change during the mission
and the general purpose flight computer must accommodate these changes. An
IRU microcomputer system is dependent only on IRU processing requirements.
The microcomputer handles a very limited and (hopefully) well-defined requirement.
// y
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Furthermore, changes in these requirements during a mission are limited by
the fact that the HID microcomputer will have limited Interfaces to other
spacecraft subsystems. For. these reasons and because very conservative
timing estimates were used, 60% microcomputer utilization avPeacs to be
very reasonable.
6.2 Star Tracker Software Analysis
Figure 6-4 shows the steps involved in processing data from a single
star tracker. There are basically ten algorithm sets involved. The first
of these algorithms is to simply read the star tracker and convert V & H
grid values to engineering units. This is a straightforward conversion
t .
process:
Once V and H are computed in engineering units, it is necessary to synchroniz
the readout by "moving" the V ard H values forward or backward in time. This
is necessary if a quaternion, aa supplied by the 1RU, is to be used in star
tracker processing. To synchronize the V and H reading, the average gyro
rate must be computed,
[WAVG]B ' * vj_"i]B L*".1JB
and converted into the star tracker reference frame.
|\vJJ s " [scl] [WAVG]B
The synchronized V and H values may theu be calculated.
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star tracker readouts are sensitive to both temperature and •
magnetic field, compensation is required. To accomplish this temperature
and magnetometer reading must be made and using these values interpolation/
ia lookup tables is performed to determine twenty correction coefficients.
Compensated V and H values may then be obtained using the following
equations:
vc * ci
Hc-di
Vs
C9HS C10HSVS
2 S 3 S Vs"
VaS
*5*S "S
d!0HSVS
d7HS3 + d8HS2
C, and d, are compensation coefficients computed by linear interpolation
in lookup tables.
After compensation, the data should be edited as was done in I&U
processing. This simply involves insuring that Vc and He. lie between
minimum and maximum limits. To perform star identification, it is necessary
to convert Vc and He values to inertial right ascension and declination.
This is accomplished as follows:
-sin HC cos V
cos H- cos V_
-sin V^
6-12
[A].
L.2(qlq3 * q2q4) 2<q2q3 "
o
where qi is an element of quaternion to which V and H were previously
synchronized. Then,
H-WWH
and
-1
-VH ' ta° (S2/S1)
-1
Knowing the right ascension and declination associated with V and H readings,
it is possible to search a star catalog and determine what star is in the
tracker's field of view. This is accomplished by determining which star has
a right ascension and declination closest to that predicted by the V and H
readings. Therefore, the equation:
DB * ^ S " aVH^ * *5S " *VH^
must be evaluated for every candidate star in the catalog. After the proper
star has been identified, a Kalman filter process is used to correct the
quaternion for the difference between the known attitude frame and the ideal
attitude frame. The equations associated with the Kalman filter process are
shown below:
•cos HC cos V
•sin H_ 3ln V
sin H- sin V
-cos H aIn V_
C c
-cos V.
/ •
6-13
['"*]•
•
•ein «_ coe 89 *
cos «g cos 8-
-cos «_ sin 3
S
-sin *_ sin
-cos V
3I
p
K
["]•
K
where j" T~l - cos 8_ cos ag
cos 8g sin «s
aln 8C
2l
/" t' y>
6-14
~""~V» **• — **4f T^~
where
M- "• 1.0
f
'
V3
t
V2
t
*3
1.0
i
-
Vl
|
~
V2
f
Vl
1.0
o
ql ' <C23 - C32)/4<'4
'2 - <C31 -
6-15
Once Che updated quaternion has been produced, it will be necessary
to integrate it forward in tine to catch up with the IRU processing that
has been going on asynchronously. The same Runga-Kutta integrator that
was used in IRU processing is used again in this phase. In this case,
however, an average gyro rate evaluated ever the las*- N IRU processing cycles
will be used. For .a more detailed discussion of the star tracker algorithms,
•
 f
consult Section 5.
We performed the software timing analysis by writing the actual code
needed in star tracker processing. Baseline configurations containing a
single 8080 microprocessor and one or cwo Am9511 arithmetic processors were
•
evaluated just as in the IRU timing analysis. Worst case instruction execution
times were used and no attempt was made to optimize overlapped execution in the
dual APU configuration. The individual processing times for the star
tracker algorithms are as follows:
TABLE 6.4 ESTIMATED STAR TRACKER THROUGHPUT
ALGORITHM
Units Conversion
Synchronization
Compensation
Data Edit
Inertial Conversion
Star Identification
Kalman Filter
;ion
SINGLE APU PROCESSING
TIME (ms)
DUAL APU PROCESSING
TIME (ms)
20.G12
4.233
27.970
.094
29.92
142.776
133.0745
15.676
1
20.3605
2.551
19.987
.094
16.83
74.526
83.179
9.159
6-it>
The following characteristics were assumed in generating these timing
estimates. First, there is a 20 millisecond latency between V and H readouts.
Secondly, the lookup tables used for compensation contained 100 entries each.
Finally, the star identification algorithm is based on a search of 100 star
catalog entries. Although there are approximately 1500 stars of magnitude
five, it will be shown in a later paragraph that searching the entire catalog
is not necessary.
The primary difference between IRU processing and star tracker processing
is that star tracker processing is a two-phase problem. The first phase
/ • '
involves determining what star is in the tracker's field of view. Our
analysis shows that It requires over 1100 milliseconds to accomplish a linear
search of a star catalog containing 1500 stars (using a dual APU configuration).
This time might bi reduced by ublng a binary search, however, the 8080
microprocessor Instruction set does not lend itself to this type of algorithm
for large tables. Another approach we considered is to use an Indirect Indexing
table. If the star catalog is sorted by right ascension, an indirect indexing
table containing 360 entries is constructed. Each entry in the index table
corresponds to one degree of right ascension and points to the star catalog
where stars of corresponding right ascension are stored (see Figure 6-5).
For example, assume that a given V and H reading and a quaternion produce a
predicted star right ascension of 263.875°. This right ascension value is
truncated and used as an Index table position. The 263 entry in the Index
table contains an address In the star catalog where stars whose right ascension
is 263.x\s di'>;re«v. .m- stoic*1.. T'IO star catalog entries arouiij thi.s point ore
then searched (using Che scar idemitication algorithm previously described)
to dctotiniiii; wlucli -.tar be^c tir>. tho predicted star right ascension and
declination. It is estimated that this may require searching 100 star catalog
V, *, q
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entries and use 114 milliseconds (in the dual API) configuration).
Once a 'star in the tracker's field of. view has been identified,
searching the star catalog is not required again until that star lecves
the field of view. Phase two of star tracker processing Involves using •
V, H and IRU quaternion, and star catalog data to produce an updated
quaternion. This updated quaternion is then integrated forward in time
and used in succeeding IRU processing. Our analysis shows that for a
single star tracker, generation of a corrected quaternion will require 152
milliseconds in the dual APU configuration. If two trackers are used, each
having their own microcomputer system, atar identification processing can
be overlapped but most of phase two processing must be executed sequentially.
This results in 235 millisecond processing time when two star trackers are
active. The following table sumnarizes this information.
TABLE 6.5 MULTIPLE PHASE STAR TRACKER THROUGHPUT
Phase 1
Phase 2 -
Single Star Tracker
Phase 2 -
Dual Star Tracker
PROCESSING TIME WITH
STOGIE API! (ma)
265.6
231.6
366.0
PROCESSING TIME WITH
DUAL APU (as)
134.3
152.2
235.8
6.3 IRU and Star Tracker Integration
From the beginning of this study it was felt that the combined IRU
and Star Tracker processing would place the greatest demands upon an onboard
roicroconputcr system. IRU processing time is constrained by the fact that
gyro readings are to be made every 50 milliseconds. Star tracker processing
I
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oust be synchronized to ZRU processing and must be performed in a
sufficiently short time to correct the quaternion to the required accuracy.
Because of the high demands on the IRU and star tracker microcomputers, it
seemed appropriate to integrate these subsystems before investigating the
remaining elements of the CADS system.
Since IRU data is reqalred for star tracker processing and vice versa,
•
a shared memory unit is anticipated for the two microcomputer systems. It
would have been possible to directly connect the microcomputers using input
and output ports; howevert this technique would require higher software
overhead. Because of the independent processing of the IRU and star tracker
microcomputer systems, a synchronization mechanism is required to insure
reliable results. Two levels of synchronisation are anticipated. First, a
hardware semaphore is needed to prevent inconsistencies in shared data memory.
For example, the IRU microcomputer must not be allowed to modify rate and
quaternion data the star tracker microcomputer is reading. The hardware
semaphore would prevent this by permitting only one microcomputer system to
access shared memory at a time. To avoid long access delays, individual
microcomputers could move shared data into local memory and then operate upon
that data while it is in local memory. The hardware semaphore need not be
co-plex circuitry; in fact, it need only emulate a slow input/output port.
The techniques for implementing such microcomputer logic are well known.
The second level of synchronization is required to logically associate
IXV and star tracker data. For example, the time between gyro readouts and
star tracker readouts must be known to associate V & H readouts with IRU
-..vity._ Obviously, a common clock and time tagging hardware is. an essential
*''.-.ont In this synchronization. It will also be necessary In software to
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carry time tags (in the fora of counter values) along with rate values,
V i H values, quaternion values, etc. This type of software logic Is
coomon la most process control applications.
It was mentioned earlier that If two star trackers are operating
simultaneously, star Identification may be performed in parallel but that
correction of the quaternion (using two stars) is basically a sequential
process. For this reason, it is desirable to put the two star tracker
microcomputers in a master-slave relationship. This can be achieved by means
of a "smart" switch. The function of the smart switch is to direct the data
generated by the first tracker to lock on to a star to the master microcomputer
system. The master microcomputer system may then proceed to Identify the star
and correct the quaternion. Should the second tracker acquire a star during
this time, its data would be directed by the smart switch to the slave
microcomputer system which would then proceed to identify the star. When the
Blaster microcomputer has finished correcting the quaternion based on data from
the first star tracker, it would check with the slave microcomputer to
determine if a second quaternion correction can be performed. If the Kalman
.filter can be run again, it is done at this time by the master microcomputer
using data supplied by the slave microcomputer.
The master-slave relationship between star tracker microcomputers is
suggested because it reduces the complexity of software needed for star
tracker processing and because it minimizes the interfaces between the IRU
subsystem and the star tracker subsystem. Implementation of the smart awitch
Is not envisioned to be a difficult problem. Even if star tracker electronics
cannot be extended to make a smart switch, it is possible to use normal
switching logic driven by the -mister microcomputer system.
/?<
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6.4 Orbit Generator and Resolver Software Analysis
j-* •
The final elements of Che GADS technique we examined were the orbit
generator and the reaolver. A detailed timing analysis of these two
elements was conducted using the single and dual API) configuration described
earlier. The orbit generator consists of accepting a spacecraft state
vector from GPS and then propagating this state vector forward in time to the
•
points at which spacecraft attitude is being generated. A brief analysis
showed that for the missions being examined, only very ulight errors resulted
from using linear progagation as opposed to two body (conic) propagation.'
This fact may, of course, not be true in other missions having highly 5a>"
eccentric orbits. Linear interpolation can be very simply performed. First,
an acceleration vector ie computed based on consecutive GPS supplied velocity
vectors. Once this is done, the state may be propagated using the equations:
where A is the acceleration vector. Analysis shows that these operations
require 5.498 milliseconds in the single API) configuration, and 3.421
millisecond? in the dual APU configuration. These tires include calculation
of the acceleration vector which in actuality is performed only once in
every six seconds.
The function of the resolver module is to calculate spacecraft attitude
and orbit in the format of the end user. This data is then relayed to
Earth as part of the downlink-telemetry. The resolver software timing
'• .!•,sj-s was performed Cor an Earth mission since it was felt that these
algorithms would place the greatest processing demands on the rceolver /"""N
a ~ •*• ~s
- i-'.t
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microcomputer system. The first algorithm in the resolver ie to transform
the GPS provided state vector to the proper reference frame:
PB •HW
where I P. j is a function o'f GMT and Earth's rotation rate. Next, the
and flcJI matrices are constructed:L1BJ _ _ _
Z - P X V
Q* • ~Z x T
<, - — *? . p/J-pJ
"Q/lo'l
2..
and! CB| is a function of the quaternion as discussed earlier (see Star
I 1 T 1
Tracker Software Analysis). IpCjinay then be constructed using the equation:
t~ ~i-«
[A] [A] [A]
where
 pCL
Pitch, roll and yav are then:
-1
"o
1.0
^0
0
0
-1.0
-i.o"
0
i.q_
Roll » tan
Yaw » tan -1
Pitch • tan-1
JFCB (2,3)
 FCfl (3,3)}
B (1,1)}
2
 (2,3) (3.3)J
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Finally, altitude, latitude, and longitude are calculated:
H - |P| - BE
For a more detailed discussion of resolver algorithms for the Earth mission
and other missions, consult Section 3. Our timing analysis showed that it
requires 59.637 milliseconds to perform resolver processing using a single
APU configuration. Since this exceeds the maximum allowable processing
time (SO milliseconds), this configuration is not satisfactory. Resolver
timing in the dual APU configuration was 38.518 milliseconds. Performing
both orbit generation and resolver algorithms in the same dual AFU micro-
computer would result in 41.939 milliseconds throughput or 04% system
utilization. This was considered tolerable since worst case timing estimates
•were used throughout the analysis. It would also be possible to unload some
orbit generator and resolver processing into the IRU microcomputer, if
necessary. The primary reason for long processing times in the resolver
algorithms is the heavy use of sine, cosine, arc tangent and square root
functions .
6.5 PADS Microcomputer Systeos Integration
The composite microcomputer system's block diagram is shown in
Figure 6-6. For more information on the hardware aspects of this configuration,
the reader should consult the next section. The following table summarizes
the software timing analysis for the entire system.
otorn
u m
-PS
: = !
igi
152
f!£SS
H511AJ ZIVMS
I
ar
R C
I
I
6-7 S
TABLE 6.6 SUMMARY OF ESTIMATED PADS THROUGHPUT
j
ALGORITHM PROCESSING TIME (ma)
XRU Processing 29.42
Star Tracker Processing . .
Phase I (star identification) 134.3
Phase II (1 trecker - quaternion 152.2
correction)
Phase II (2 trackers - quaternion 235.8
correction) - <_-,
Orbit Generator Processing 3.421
Resolver Processing 38.518t \
Since parallel,processing is used quite heavily in this system it is
not possible to sum processing time and compute the throughput. The reader
should consult the timeline diagram shown in Figure 6-7. The sum of IRU,
orbit generator, and resolver processing tines is equal to the latency time
from when the gyros were read to when the downlink telemetry is available.
This time is slightly greater than 71 milliseconds. As can be seen in Figure 6-7,
all star tracker processing can be performed in parallel with IRU processing.
Quaternion correction, Phase 2 star processing, requires 152 milliseconds for
single tracker updates and 236 millisecond* for dual tracker updates. These
time periods are noted on the figure at points ql and q2, respectively. It
should also be noted that Phase 1 star tracker processing is only required when
a star is first identified. Therefore, consecutive star tracker measurements
only require Phase 2 processing.
Our investigations show that use of a multiple microcomputer system for
onboard attitude determination is quite feasible fron the software timing
Althouuli our ac ily.ib did not cover sone necessary housekeeping softwa^ ^
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these items ace considered minor compared to the computational processing
that must be performed. It should also be remembered that in our analysis,
worst case instruction times were used and no attempt was made to optimize
overlapped execution in the arithmetic processing units. Timing analysis is,
therefore, very conservative.
r\''
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7.0 MICROPROCESSOR HARDMMtE ANALYSIS
the purpose of Cuts section is to provide 0006 insight into the
feasibility of using currently available LSI hardware in spaceborne
applications. Also included in this section is a discussion of O&DS
mass storage requirements 'and LSI technology trends.
• *
7.1 Analysis of Baseline Configuration Hardware
A system level block diagram of the baseline OADS microcomputer
system used in the software timing analysis is shown in Figure 6-6.
Table 7.1 shows estimated parts count and power consumption for the
•
different elements used in the baseline configuration. Maximum pcwer con-
sumption occurs during Phase 1 star tracker processing and is estimated to
be 363 watts. This may appear to be a very high power requirement; however,
it must be realized that the duration of this peak power consumption lasts
for only a few seconds, three or four tioes per orbit. Average power con-
sumption estimates are considerably less, 39 watts, assuming that the star
tracker microcomputers and bubble memory star catalog are powered down when
not in use. It should be noted that the component count and power consumption
estimates are very rough numbers since a detailed hardware schematic was
not developed during this study. The component count is only based on SSI,
MSI, and LSI devices and does not include discrete devices such as resistors,
capacitors, etc. There are numerous semiconductor memory devices available
on the market and semiconductor memory density is rapidly increasing. Since
semiconductor memory is the largest contributor to both power consumption and
component count, detailed conponenc count and power consumption estinates
should be delayed until breadboard prototying is initiated.
The primary components of the baseline configuration arc Intel 8080
microprocessors and Am951l arithmetic processors (see Appendix I).
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TABIE 7.1 PADS BASELINE MICROCOMPUTER CONFIGURATION
IRU
Star Tracker
(Master)
Star Tracker
(Slave)
OG/Resolver
Bubble Memory
PCWER CONSUMPTION
COMPONENT
COUNT
77
653
149
77
30
ANT COMPONENT COUNT
TYPICAL POWER
(WATTS)
13.5
107.6
25.3
13.5
48
MAX POWER
(WATTS)
26.4
213.3
49.7
26.4
N/A
As was previously noted, these devices are fabricated using N-channel
metal oxide semiconductor (NMOS) technology. This technology is considered
feasible for spaceborne applications from the viewpoints of throughput,
power consumption and temperature hardening. We have, however, discovered
that NMOS devices are very susceptible to radiation contamination. Depending
on crbit geometry, a total dosage of over 10 Rad (si) can be expected in a
multi-year mission. The radiation dosage threshold for NMOS devices is
approximately 1.5 x 10 . Upwards of 3 gm/cm of aluminum would be required
to shield NMOS devices on long-duration missions. This is considerably more
than the shielding requirements on most present-day flight computers. Circuit
redesign of NMOS components could Increase their radiation tolerance by an
order of magnitude; however, even this dosage does not appear tc be satisfactory
for many spacecraft requirements.
/ . 2 Available Fabrication Tcc
The following paragraphs qualitatively summarize the advantages and
0
Jiujv! vantages of oclicr fabrication techniques. Table 7.2 is included at
the end of this discussion so that the reader may quickly compare the
performance features of alternate fabrication techniques. The reader
should also consult Appendix I.for greater detail on the specifications of
individual LSI components! Section 8 contains supplementary information, on
the requirements for manufacturing LSI products specifically designed for
epaceborne applications.
P-Channel Metal Oxide Semiconductor (PMOS) - During discussions with Eob
Sterner (NASA Langley) regarding bubble memory technology, mention was made
of the radiation hardening problems associated with microprocessors. Because
of HMDS vulnerability, Bob Stermer has been examining PMOS devices for space-
borne processing applications; specifically, the Western Digital LSI 11. This
device is sold in packaged form by Digital Equipment Corporation (DEC) as the
PDF 11/03. The LSI 11 is a very powerful multi-chip microprocessor. It is
a 16-bit device that executes the PDF 11/40 instruction set including 32 bit
floating point arithmetic. Since the LSI 11 is custom made for DEC, detailed
data on the microprocessor's architecture and circuitry are not generally
available. It is known that the processor is microprogrammed and hence it
could be customized for certain applications such as OADS. PMOS, although
using less power than NMOS, also results in slower machine cycle times.
Furthermore, Bob Stermer indicated that he felt the radiation dosage threshold
^
was around 5 x 10 RAD (si) which is still far below tne requirements needed
for five-year or longer missions.
Integrated Inlection Logic I L - Texas Instruments was the first company to
2
announce a major microprocessor family based on I L technology, the SBP 9900.
2
Typically, I L has greater power consumption than NMOS, however, slightly
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higher machine cycle times should be possible. In its commercial form,
the SBP 9900 has only slightly better radiation hardening than the NMOS 8080.
Texas Instruments, under contract by the Navy, has been able to produce the
SBP 9900 with a radiation tolerance of better than 2 x 106 RAD (si). With
minimal shielding, such a device could be used in spaceborne processing
applications such as OADS.
Bipolar - Although there are many vendors of bipolar LSI devices, the AMD 2903
is representative of microprocessor technology in this area. The most
obvious disadvantage of bipolar processors is their very high power consumption.
This, of course, must be weighed against processing speed and environment
considerations. Bipolar microprocessors are five to ten times faster than
NMOS and can withstand total radiation dosages of better than 10 RAD (si).
The shielding supplied by the spacecraft structure itself is probably sufflclea
for five-year missions. Ualike the microprocessors previously mentioned, the
bipolar AMD 2903 is supplied as a 4-bit wide slice of an arithmetic and logic
unit (ALU). This has two important impacts. First, by cascading slices
together, an arbitrarily wide processor can be built. Very long word length
processors, however, become slow because of the latency associated with
propagating signals through the bit slices. The other important aspect to
the AMD 2903 bit slice is that the processor Instruction set is tailored by
the user to his application by means of microcode. Since the Interdata 8/16
minicomputer is made from bipolar bit slice architecture, very realistic
software estimates can be made using the Interdata 8/16 instruction times.
Silicon on Saphtre (SOS) - For the past two years, the Industry has been
awaiting the release of LSI devices based on SOS technology. Articles published
in technical journals and othi-r trade literature indicate that SOS devices v J
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are capable of having most of the advantages associated with other
fabrication techniques and few of the disadvantages. Unfortunately,
the production development process required for SOS appears to be moving
i
very slowly. Hewlett Packard announced an SOS microprocessor last year
but the processor is imbedded in other Hewlett Packard equipment.and
detailed information is not generally available. Rumors have been
circulating that RCA will release a version of their 1802 microprocessor
using SOS; however, no such announcement has been- made by RCA nor does
• t •
one appear to be forthcoming in the near future. One very significant
item discovered during our study was an ALU slice developed by Rockwell
using CMOS/SOS technology. Rockwell, under the Advanced Computer
Technology (ACT-I) contract from SAMSO, developed their ALU specifically
for use in military applications such as spaceborne processing. The 8-bit
wide ALU id radiation hardened and presently being evaluated for use on the
MX Program. Rockwell also has an internal study task in progress that IB
building a breadboard computer using the CMOS/SOS ALU. This computer will
be evaluated for GPS applications.
7.3 Mass Storage Requirements
As part of this task, we performed an analysis of the feasibility of
using bubble memory mass storage for saving the star catalog. To minimize
star tracker processing, it is advantageous to not only save right ascension
and declination in the star catalog but also matrices which are functions
of sine and cosine. This results in a total of 14 parameters per entry.
Assumtnc 1500 stars and 4 bytes per entry, then 84,000 bytes of storage <irc
needed for the star catalog. Since 84,000 bytes is beyond the direct addressing
A
e of present niirroprocessors, mcmcjry paging hardware would bo required to
store the star catalog in (tain memory. This, of course, Increases both •
hardware and software complexity, A second disadvantage is that if the
star catalog were stored in rrad /write random access memory (RAM), then
power would have to be 'maintained since this is a volatile storage medium
Bubble memory, on the other hand, will not lose its contents when power
is removed. The primary disadvantage to bubble memory is the long access
time. Up to 2 milliseconds latency is associated with a random access and
approximately one tenth milHaeconjf. latency for queued access. If the
indirect indexing table technique (described in Section 6) were used, queued
access into a bubble memory star catalog is possible. 'It would also be
possible to overlap processing of star Identification algorithms with access
to the bubble memory star catalog. Since Phase 1 star tracker procesuing is
only performed once for each series of tracker measurements, the worst impact
that a bubble memory star catalog would. have would he a slight increase in
the lead time required for quaternion correction.
Two vendors are predominant in the bubble memory area: Texas Instruments
and Rockwell. A Texas Instrument brassboard system is presently under
•f
evaluation at the Air Force Avionics Laboratory, Wright Patterson Air Force
Base. Another prototype system based on the Rockwell unit is under evaluation
at NASA Langley. In very general terms, power consumption is around 6 watts
per 100,000 bits. Hence, a 100,000 byte unit (the size needed for tha star
catalog) would require about 48 watts of power. Also of interest is the
fact that radiation hardening of the bubble memory itself is not a problem.
The sense amplifiers, however, are radiation sensitive. It was learned in
discussions with Texas Instrument engineers that they are presently
conducting internal studies to determine if alternate fabrication techniques, <•*
2
such as I L, can be used to eliminate this problem area.
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The primary advantage of bubble memory is that it is a non volatile,
read or write storage medium. The analysis currently being done by NASA,
and thn Air Force is to study the feasibility of using bubble memory to
replace spaceborne tape recorders and drum memory systems. Bob Stermer of
• i
Langley feels that flight quality systems should be available as early as
•
1980. He has indicated that work is presently going on to define a NASA
standard low-cost bubble memory system.
TABLE 7.2 PERFORMANCE COMPARISON OF HMOS AMD
ALTERNATE FABRICATION TECHNOLOGIES
PMOS"
I2L
BIPOLAR
CMOS/SOS
PERFORMANCE FACTOR
1.29
.489
.07
Not Available
NOTES:
1. Comparison was done using a portion of IRU algorithms and
should not be construed as a benchmark test.
2. Performance factor is defined as alternate device timing
divided by NMOS device timing. Hence, the smaller the
number the better the relative performance.
3. Comparison based on commercial versions.
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8.0 MICROPROCESSOR SYSTEMS ANALYSIS
The two previous sections described the results of our analysis of a
baseline microprocessor configuration executing the nominal processing
associated with on-board attitude determination. This section discusses
other aspects associated with this application, the conclusions we have
reached after performing this study, and suggestions as to what activities
should be pursued to realize a flight quality GADS microcomputer system.
8.1 Supplementary Design Issues
There is one important operational aspect of an CADS microcomputer
system which has not been addressed: 'In-flight software updates. Most.-,
special purpose ground based microcomputers have their programs stored in
read only memory (ROM). The reason for this is that ROM is non volatile and
will not lose its contents when power is removed. The contents of read/write
RAH will be lost if power is not maintained. Xf in-flight reprogremming Is a
requirement in the CADS application, it will not be possible to use the presently
available forms of ROM. The power consumption estimates shown in Table 7.1
are based on the use of RAM. If ROM could have been used, these estimates
would be reduced by approximately fifty percent.
Assuming that it is desirable to maintain an in-flight reprogramming
capability, there are several implementation strategies available to the
designer. First, if RAM is used throughout the system, it will be necessary
to either maintain power to all subsystems at all times or to reload memory
after power is first applied. Since the star tracker is used cyclically,
It would not be economical to keep power applied to this subsystem; a memory
reload strategy would be much more desirable. To reload memory, it Is
ruccssary to luvc a ma-ss storage medlym, such as a tape recorder, available.
8
If a bubble memory unit is used to store the star catalog, this device could
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also be used to save Che program during power down.
Two other design possibilities may be possible. The first alternative
Is to use core memory. This technique has the advantage of being non-
volatile and has already been used in flight computers. The primary draw-
backs to core is that it requires considerable expense to construct it, it
is much less modular than semiconductor, and it is slower than many of the
presently available semiconductor units. The second design possibility is the
use of electrically reprogrammable read only memory. There are many reprogrammable
read only memories currently available. These devices are programmed
electrically but can be erased by exposure to high intensity ultraviolet
' • «
light. Recently, the industry has been investigating the design of
electrically reprogrammable read only memory.' Should such a technology come
into production, it would be highly desirable in many spaceborne applications.
A design issue which comes into play from the moment flight hardware is
being considered is quality assurance. The testing that semiconductor vendors
are doing for their commerical components is completely inadequate for flight
use. JPL has started a testing program for the 8080, Am2900 and RCA 1802.
Thus far, they have found many variations between manufacture's specifications
and test results. Perhaps, more importantly, RCA is the only semiconductor
vendor to take advantage of the JPL findings.
Many of the present testing techniques used with today's flight computer
crn be applied to spaceborne microcomputer systems. These techniques include
factory acceptance testing and burn-in testing at both the component and
system level. Component traceability must be maintained throughout the
testing phase. Self test software muse also be written for (light: qualification.
Unlike present flight computers using SSI and MSI components, microprocessors .•
I
11
and other LSI devices cannot be decomposed to force some error
conditions. Because of this characteristic, the test software oust
be touch more extensive and detect input patterns to which the devices
are sensitive. This same software, or elements of it, can possibly be
executed as a background task during the flight.
8.2 Conclusions
The primary conclusion we reached after performing our analysis of ' "
a microcomputer based on-board attitude determination system is that
presently available commercial LSI devices can be configured to obtain
the required performance. The important phrase in the previous sentence
is commercial LSI devices. During this study we were not able to find any
microcomputer system which was Ideally suited for the spaceborne environment
and had the necessary performance for applications such as OADS. The
major problem associated with most LSI hardware was lack of radiation hardening.
Power consumption problems also influence the hardware selection but to a
lesser extent. We feel that no significant benefits will be derived from
further microprocessor performance analysis until standard flight quality
LSI hardware has been defined. The following paragraphs describe what
components are necessary to realize the benefits of spaceborne edcrocomputer
systems. Power consumption problems also influence the hardware selection
but to a lesser extent. We feel that no significant benefits will be
derived from further microprocessor performance analysis until standard
flight quality LSI hard-. are lias been defined. The following paragraphs
describe what components are necessary to realize the benefits of apaceborne
microcomputer systems. These recommendations are based not only on our OADS
analysis, but also on previous investigations we have performed and on
discussions with other industry and DOD personnel.
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Zt is unlikely that one microcomputer system will be sufficient to
properly handle all the spaceborne applications that are becoming
evident. Therefore, it would be advantageous to have a number of low-cost
standard systems from which a designer could select. We envision that three
i • -
types of-microcomputer systems are needed. At the low of the performance
i
spectrum, a single chip microprocessor should be available for non time-,
critical process control applications. By supplementing this microprocessor
with an arithmetic processor, many computational oriented applications such
as GADS could be handled. For high performance process control and compu-
tational oriented applications, a multiple chip bit slice processor appears
2
to be appropriate. I L technology could possibly be used for both the
single chip microprocessor and arithmetic processor. The SBP 9900 processor
is, in fact, very close to the desired hardware. Its primary drawbacks are
its register and CRU architecture and the limitation of memory expansion beyoi
32K words without mapping hardware. The Rockwell CMOS/SOS arithmetic and logic
unit appears to be the most likely candidate for use in a high performance
bit slice processor. Its primary drawback is that there ia not an extensive
selection of SOS support devices that would be needed to construct a full
microcomputer.
The microcomputer systems Just outlined would probably be considered
conservative development efforts. There have been many exaggerated claims
by quasi technical observers of the semiconductor industry that today's
most powerful computers will one day be available on a single chip. While
it is true that the semiconductor industry is only in its infancy and that
significant IS I performance gains will be obtained, it is unlikely thai
even moderate performance minicomputer systems on a chip will be available
I
in the next few years. It should also be remembered that semiconductor
vendors are primarily commercial oriented. Their earnings are baaed on
sales of calculators, digital clocks, and home video games. Without the
proper technical guidance and financial encouragement, semiconductor
vendors will not produce f Hunt-quality LSI hardware.
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9.0 HSSC-I SOFTWARE ANALYSIS
This section describes our software analysis for the HSSC-I based
Rpaceborne attitude control system. The GADS elements which we have
examined are described in Section 6, Microprocessor Software Analysis.
Timing analysis and mauory 'ice analysia was done for each element of
the system. Data used in the analysis vaa assumed to be a double precision
(36 bits) fixed point format. It was also assumed that data did not exceed
this range and that the vide range of values of data could adequately be
handled by scaling. The timing analysis draws heavily from work doce by
Computer Sciences Corporation (see reference CSC 1976 and Appendix II). These
estimates assume a NSSC-1 cycle time of 1.25 microseconds. The memory sice
analysis consists of both data and code estimates. The data required are
listed in the data table. The code estimates were determined by changing all
macros for common routines (see CSC 1976) into subroutines end then estimating
the code necessary to invoke these subroutines.
For more information on the algorithm used in this section, the reader
is referred to Sections 3 and 5.
9.1 IRU Software Analysis
There are five steps required for IRU processing. The algorithms
involved are: data editing, rate computation, rate compensation, data
reduction, and integration. The timing is shown in Table 9.1. Memory
estimates are shown in Table 9.2.
9.2 Star Tracker Software Anal va la
There are eight steps required for Star Tracker processing. The
algorithms Include: conversion to engineering units, synchronization to the
IRU, compensation, data editing, converelon to Inertlal system, star Identifi-
cation, Kalman filter correction, and integration.
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TABLE 9.1 ESTIMATED TRU PROCESSING TIMES FOR HSSC-I COMPUTER
AESORITHM
Data Edit
Rate Computation
Compensation
Data Reduction
Integration
ALGORITHM PROCESSING
TIME fas)
.378
1.860
10.703
19.770
11.864
ACCUMULATIVE PROCESSING
TIME (ma)
.378
2.238
12.941
32.711
44.575
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(4 x 1)
H8SC.T STSB ^Ifl nr^.
"
12"
2
6
6
6
6
6
18
72
36
6
8
8
32
6
8
8
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DATA UEM(S)
TABLE 9.2 IRU DATA TABLE - (Continued)
NSSC-I SIZE (16 BIT WORDS)
^Total DataCode Estimate
(4
(4
«4)
x 1)
32
8
302 Words
300 Words
\
The timing is shown in Table 9.3. The memory estimated are shown in
Table 9.4. The multiple phase star tracker throughput timing is shown in
Table 9.5. The description of each phase is found in Microprocessor
Software Analysis, Section 6.
9.3 Orbit Generator and Resolver Software Analysis
The timing analysis of these two steps are shown in Table 9.6.
The primary factor causing large processing times for the resolver algorithms
is the use of trigometric functions. If less accuracy were required or
fast table lookup operations could be used, resolver proceaeing could
b$ significantly enhanced. Memory estimates for orbit generator and <.esol"er
processing are shown in Table 9.7.
9.4 PADS NSSC-I System Integration
Tables 9.8 and 9.9 summarize the timing and memory requirements needed
for processing the OADS algorithms, these estimates do not Include overhead
used by any NSSC-I executive software. The largest single factor in
memory usage is the star catalog. This tabl<i requires 42,000 words or 82%
of the total memory requirement. It is suggested that the full star catalog
be placed in a mass storage system, such as a drum or bubble memory system
(see Section 7).
Because the NSSC-I must perform all processes sequentially, it Is
obvious from the timing analysis summary (see Table 9.8) that it it not
possible to execute the OADS algorithms on the NSSC-I in 50 millisecond cycles.
The reader should consult the following section for a discussion of how a
multiple microcomputer system could be integrated Into the Multl Mission
Spacecraft and Interfaced to the NSSC-I to provloe the onboard attitude
dotermination capability.
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TABLE 9.3 ESTIMATED STAR TRACKER PROCESSING TIMES FOR NSSC-I COMPUTER
ALGORITHM
Convert to engineering units
Synchronize to IRU
Compensator
Data Edit
Convert to Inerttal
Star Identification
Kaltnan Filter
Integtatlon
ALGORITHM PROCESSING TIME (ma)
20.466
4.555
14.539
.274
58.546
85.600
196.105
20.493
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TABLE 9.4 STAR TRACKER DATA TABLE
DATA ITEMfSl
V. H, Vc, He, C
[W_] (previous value held) (3x1)
(3x1)
[SCB] <«>
[Ws] (3xi)
At
V2, V3, 112, H3, VH2, V2H, VH (Temporary Variables)
Tl, T2, T3. T4, T5, T6, T7. T8. TO
[Temperature] (100x10)
[Magnetic] (100x10)
[Temp Slopes] (100x1)
[Mag Slopes] (100x1)
VMAX, HMAX 4
pij
[ICB]
[BCS]
<*, t, X2, Y2, 22
[star Cat]
f Indices]
NSSC-I SIZE (18 BIT WORDS)
10
6
6
18
9
2
14
18
2000
2000
200
200
(3x3)
(3x3)
(3x1)
(1500x14)
(360x1)
18
18
10
4200
720
9-7
DATA ITEM(S)
TABLE 9.4 STAR TRACKER DATA TABLE - (Continued)
NSSC-I SIZE (18 BIT WORDS)
Cics]
[AAMA.T]
DO
M
[PHUT]
[MMAT]
[RMA.T]
'H
[VAR]
[QMM]
[DM]
W
Kq
[*i]
TOTAL DATA
CODE ESTIMATE
<3«3)
(3x3)
(3x3)
(3x1)
(3x3)
(3x3)
(3x3)
(3x3)
(3x1)
(3x3)
(3x3)
(1x3)
(3x7)
18
18
18
9
18
18
18
18
6
18
18
6
2
42
47,522 words
2,030 words
/.
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TABLE 9.5 MULTIPLE PHASE STAR TRACKER THROUGHPUT FOR NSSC-I
Phase 1
Phase 2 -
Single Star Tracker
Phase 2 -
Dual Star Tracker
PROCESSING TPC CUM)
183.98
314.983
609.468
TABLE 9.6 ESTIMATED ORBIT GENERATOR AND RESOLVER
PROCESSING TIKES FOR NSSC-I COMPUTER
Orbit Generator
Reaolver
PROCESSING TIME (ma)
9.608
177.919
Subtotal 187.527
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TABLE 9.7 ORBIT GENERATOR AND RESOLVER DATA TABLE
TATA. ITEWS1
M
M
M
DO
ClCLj
lAl
[FCB]
(3x1)
(3x1)
(3x1)
(3x1)
(3x3)
(3x3)
(3x3)
Roll, Yaw, Pitch, Dum
Altitude
Latitude
Longitude
NSSC-I SIZE (18 BIT WORDS)
•
6
6
6
6
18
18
18
8
2
2
2
TOTAL DATA
CODE ESTIMATED
92 WORDS
350 WORDS
/ \
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TABLE 9.8 SUMMARY OP ESTIMATED PROCESSING TIMES FOR NSSC-I COMPUTER
IRU Processing
Star Tracker - Star Identification
Star Tracker - Quaternion Correction
(I Tracker In Use)
Star Tracker - Quaternion Correction
(2 Trackers in Uae)
Orbit Generator/Resolver
PROCESSING TIME (ma)
44.575
IC3.98
314.983
609.468
187.527
O
TABLE 9.9 SUMMARY OP ESTIMATED MEMORY SIZE FOR NSSC-I COMPUTER
IRU Processing
Ster Tracker
Orbit Generator/Kesolver
General Routines
Data
Code
Data
Code
Data
Code
Code
NSSC-I SIZE (18 BIT WORDS!
302
300
47,522
2,030
92
350
670
TOTAL DATA
TOTAL CODE
TOTAL MEMORY SIZE
47,888 WORDS
3,350 WORDS
51,238 WORDS
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10.0 NSSC-I PERFORMANCE ENHANCEMENT APPROACHES
Our analysis showed that it was not feasible to implement the attitude
determination algorithms, previously described, in the NASA Standard Computer
•1. We have, therefore, investigated the concept of supplementing the
NSSC-I with microcomputer equipment. This concept*is in complete agreement
with the specification for MMS attitude control subsystem which suggested the
use of a dedicated processor if it is determined that the NSSC-I is not
capable of supporting the total ACS computational requirements. The following
paragraphs describe some design approaches which could be used to enhance the
NSSC-I for use in computational oriented applications such as OADS.
Figure 10-1 IB a block diagram of the present ACS module configuration
for the Multi Mission Spacecraft. It appears that a multiple microcomputer
system, such as the baseline configuration described earlier, could be added
for on-board attitude determination without a large Impact. Although the
system's physical layout has not been examined, it may be possible to replace
or expand the ACS Interface Assembly with the OADS microcomputer system. Such
a configuration is shown in Figure 10-2. Functionally, the NSSC-I would be
responsible for major data management operations such as control of the
Interface between GPS and the OADS computer and the control of the telemetry
to and from the OADS microcomputers. It appears that the attitude control
algorithms could be implemented on che NSSC-I or a dedicated microcomputer
system could be assigned this task.
Another spaceborne microprocessor application which is related to
OADS t<? the Instrument Telemetry Packet (ITP) concept developed hy Albert
i\cris and Edward Greene of GSFC. Thoir concept .is to improve onboard dnt.i
so rh.it Around telurotry processing functions mny bo made more
ft.- /
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responsive to scientific investigators. ITP requires that the telemetry
data for a single spaceborne instrument or subsystem be assembled into a
telemetry packet containing only the data from a single instrument along
with any required ancillary data such as spacecraft clock and possibly the
spacecraft state and attitude vectors. The MMS data management architecture
does not appear to be well suited to this approach since the central
computer is not the focal point for the downlink telemetry. If such a
configuration is considered in the future, an OADS microcomputer system
could be conveniently incorporated into the design. Figure 10-3 illustrates
such a system.
As mentioned in Section 8, we feel that microcomputers having the
necessary characteristics for the GADS spaceborne environment do not
presently exist. Although construction of such devices are well within
the state of the art, it could very well require three or more years
before flight quality hardware was ready. It, therefore, appeared judicious
to investigate wuat short-term solutions exist for improving the NSSC-I
performance to the point where it could handle applications such as OADS.
Figure 10-4 shows an NSSC-I computer interfaced to an arithmetic processing
unit. The APU could be constructed using bipolar bit slice processors such
as the AMD 2900 scries. These devices are very fast and radiation hardened
to over 10 Rad (Si). The bipolar bit slice processors are very power
consumptive devices and if an entire spaceborne computer were built around
these devices, power requirements could be too great. By limiting their
use to the arithmetic processing function, this drawback is tolerable. It
tj'pears that che bipolar bit ilico processor would require approximately 40
to 50 watts but could be powered down when not In use. Floating point adds
10-4
3I
o
H
w
I
a
10-5
I
M
Vt
hi
04
a
§
B
g s O
s
U(A
M
55
/«. ^
10-6
would require five to si* microseconds and floating point multiplies could
be eccomplished in 13 to 20 microseconds depending on normalization and
precision. Using these performance numbers, it was determined that the XRU
algorithms could be processed in eleven milliseconds, which is four times
the performance of the NSSC-1 computer by itself. If trigometrlc functions
are placed in microcode, even greater performance benefits could be obtained
for star tracker and resolver processing.
It may be possible to interface the bipolar APU to the NSSC-I in a
number of different ways. The most attractive manner, because of its
simplicity, is the use of an external register file. The NSSC-I could
load or read operand registers using if. standard input and output
facilities. It would also load an opcode register which informs the APU
what function is to be performed Upon completion of the operation, the
APU loads the status register for the NSSC-I.
Should NASA decide to postpone usage of stand-alone microprocessors
until more desirable devices are available, the bipolar APU appears to be a
reasonable, interim solution.
c '
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11.0 PADS TESTING. OPERATIONAL UPDATE REQUIREMENTS AND POST LAUNCH VERIFICATION
11.1 Testing Requirements
In order to Insure the success of the MMS mission using OADS,
performance testing is vitally important. The OADS testing shall contain
two levels:
• Hardware component testing under the MMS environment
• Overall OADS system closed-loop testing
The testing requirements of these two test levels are discussed in the
following paragraphs.
11.1.1 Hardware Components
The study results presented in this report indicated that the NASA
Standard IMU (DRIRU-II), NASA Standard tiacker (SST). GPS, and micro-
processors are recommended for the on-board attitude determination
system. To injure performance, eech hardware unit of the OADS syjtum
must be fully tested.
NASA Standard PflJ (DRIRB-II) - Testing procedure and facility
proposed by Teledyne Teledyne, I is sufficient to verify the DRIRU-II
system specification. Additional emphasis should be placed on tlie MMS
environment and requirements. The error parameters of scale factor,
spin axis orthogonality, misalignment and bias are crucial to the MMS
mission successt'iilnot.s and, therefore, should be verified carefully.
The cm-board rate compensator accuracy should be fully investigated
of its ortor rothiet ion r.ip.iot 11 tv.
NASA St.m>lir.l Stir Tr u-y-r (SST) - Testing proct-ouro uvt Inclllty
l>io|'iv,,-! 1. '»i! ' '.-.Mli- i. 11! t difitt to \ « r i ' - IN- S . i -.T I .«t r.iuco .
Additioa.il emphasis btiould be placed on the star signal acquisition
'II.
and accuracy when the tracker is operating under the MMS orbital
rate, and the V, H readout compensator due to temperature, magnetic
field and star intensity variation of the MMS missions.
GPS - The testing of the GPS Receiver/Processor Assembly with
GADS consists of testing and interface between the GPS Receiver/
<y
Processor Assembly and GADS and investigating the accuracy of the
onboard orbit propagator. Once the receiver is integrated with GADS,
the onboard orbit propagator accuracy can be investigated on the
ground using real GPS data.
Microprocessor - Testing of the microprocessor is discussed in
Section 8.1
11.1.2 GADS closed-loop system
>O *
A complete GADS closed loop*system testing is recommended to test
the interface among GADS components, da^a processing, and system
capability under MMS operational environment. An overall GADS testing
set up flow diagram, shown in Figure 11.1, is suggested. A major
portion of this breadboard will be completed in the later part of
1978 and ready for system testing in 1979 by Martin Marietta Aerospace
for another spacecraft application. With minimum modification, this
breadboard can immediately be used for GADS overall system testing.
11.2 Operational Update Requirements
The operational update requirements of GADS can be separated into
two categories; the onboard system update and the ground operational update.
The preliminary onboard update requirements were discussed in Section 5
-j.-.cJ upon the study results of the OADS pertorirance of various MMS missions.
J'ie rvi jor n-v'ite rcquirom-nts arc sunjnari;ce<I in the following tahlc.
/'• /
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TABLE 11.1 MAJOR ON-BOARD SYSTEM OPERATIONAL UPDATE REQUIREMENTS
FUNCTIONS
IMU Sample Race
Strapdown Integrator Sample Rate
Star Tracker readout sample rate
Filter processor rate
IMU updat ' from star trackers
Earth mission - nadir pointing
- 5 /min maneuver
- 2 /sec maneuver
Stellar mission
Solar mission
GPS Orbit information update rate
Internal orbit propagator update rate
TIME INTERVAL BETWEEN UPDATE (sec)
0.05
0.05
0.20
0.2
1200.0
400.0
28.0
2130.0
2130.0
6.0
1.0
Because of the on-board autonomous attitude determination and
orbit information system concept for the GADS, the ground operational
update requirement should be minimized. When a ground update is necessary
because of the on-board storage problem or system degeneration, the update
interval should be long such that it will not lose the meaning of on-board
autonomous systems. "he CADS system should have the capability of updating
the data base parameters on the ground and uplinking to the spacecraft on-
board system processors. There are two major items required for periodic
updates from the ground station. One is the update of QfU error parameters
and the star tracker boresight axis misalignments. This will be discussed
in the next subsection. For the time being, it is felt that those error
parameters should be updated depending upon the mission ruggedness (tor
instance, how frequent the spacecraft is in and out of the earth shadow,
how much environmental vibration occurs due to VCS burn, how tight is the
onboard system temperature control, etc). This update frequency can be
varied from a few days to one month, and further study should be conducted
when more mission phase knowledge is available. The other sets of information
which require periodic update is the on-board star catalog, if the annual
mean motion cannot be included due to the restriction of space. By using
+5.0 visual magnitude and brighter stars, for example, if we do not include
the mean motion parameters, then the star catalog needs to be updated every
six months to keep the star position error less than 3 arc seconds. If the
mean motion paratneters for each star is included, then this periodic update
C.IP Ho noclortrd.
/' v
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11.3 Post Launch Verification
The CABS requires knowledge of Che form and magnitude cf specific
error contributions to provide precise attitude information to the mission
phase. The ground preflight testing and calibration of the sensors can
^provide initial values, but extended operations can result in long-term
variations in the parameters. To maintain the precision of the system, some
means of post launch verification, such as on-orblt calibration of critical
error sources in IMU, star trackers, GPS systems is required. Methods
have been developed Headley, 1 to provide the on-orblt calibration of
Individual gyro scale factor, bios drift, gyro-to-gyro mlualignment, and
t
star tracker to IMU misalignments. Specific spacecraft maneuver sequences
are required for the collection of most calibration data. Using ground
computational facilities as mentioned in 11.2, the data is reduced to
provide refined compensation coefficients. The GPS receiver data can be
telemetered to the ground sration to comoare with the tracking data processed
by the ground computer. By periodically resolving and updating the error
parameters of each OADS components, the OADS accuracy can be maintained through-
out the mission period.
11-6
12.0 RECOMMENDATIONS FOR FUTURE INVESTIGATIONS
In the course of this otudy, i«veral systea design alternatives
presented themselves. We would, therefore, 1 Jce to describe to GSFE topics
vhich we feel are of special interest but were not included in the Statement
of Work. The following paragraphs highlight four areas concerning OADS Instru-
mentation and processing alternatives vhich should be considered in future
investigations.
12.1 Control Law Processing
The proposed OADS concept provides attitude information as a function of
time to be derived on-b'oard and made available as downlink data to the payload
user. A natural follow-on, or subset, to the proposed OADS concept would be
to modify the existing CADS algorithms to generate spacecraft attitude and
attitude rate error signals. These signals would be used to drive the associated
control laws which would be incorporated in the CADS multiple microcomputers.
In the case of the MHS, this would off-load the control lew proceeding burden
presently being accomplished in the NSSC-I computer, thus allowing the NSSC-I
computer to be used for additional processing and/or switching functions for
scientific payloads. To make this realizable on a multiple microcomputer system,
flight quality LSI hardware would have to be developed. Since this may take
several years, we suggest that CSFC consider the bipolar arithmetic proceeding
unit -approach outlined in the following recommendation p ragrapha.
12.2 NSSC-I and Bipolar Arithmetic Processing Unit
Section II described several approaches for enhancing the performance of
spacecraft iv»ro-s which »tc the Vtir.i. One of the approaches outlined is to
supplement the NSSC-I with a bipolar arithmetic processing unit. This concept
I-is tivo.-il .id1.anta..»••>, liovever, the cwst li portant feature la that sucn a
performance system could be developed in a very short period of time.
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Also Important la Che feet that auch a configuration could be utilized .
in a number of different spaceborne proceeding applications and not juat
OADS. Since it may be several years before high performance flight
•
qualifiable microprocessor hardware is available, we feel that the
development of an NSSC-I/blpolar API) would be the most direct mechanism
for improving spaceborne processing systems.
12.3 Replacement of the SST with the CCD Star Tracker
As mentioned in Section 4.2.2.3, the CCD unit currently being
developed has certain advantages which make it a prime alternative to the
Standard Star Tracker for MMS OADS missions. The advantages of the CCD
unit over the SST are:
• The CCD has a self contained heating unit and is insensitive
to magnetic field intensity variations. The on-board temperature
and magnetic compensation algorithms used with the SST for better
accuracy can be completely omitted for the CCD unit. This
results in a significant reduction in star tracker update software.
• Use of the star field brightness map in the CCD 8° x 8° field of
view can significantly reduce the star identification software.
Furthermore, the probability of false or ambiguous atar identification
can be reduced and hence, star tracker update accuracy can be
improved.
• The CCD'a self contained microprocessor can be programmed to
simplify the user supplied data editing and synchronization
processor.
Thus, the CCD unit, which is considered to be the next generation of star
(t.ieUur, cnn not only provide better accuracy but also simplify ilie OADS /-^ *\
•Uvuro Tt has tb.u sn-«* il-.ii.trJc ran^e and ff-Id of view as UN- itnmUrd -
/' ';
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star cracker and, therefore, can be used in the same manner as the
SST in MMS missions.
12.4 Replacement of Star Tracker with Landmark Tracking System
Attitude determination for Earth viewing satellites; e.g., LANDSAT,
-SEASAT, requires accuracies consistent with the imagery devices (e.g.,
Multispectral Scanner). Star tracker systems, in general, are not accurate
enough due to sensor inaccuracies, misalignments, and the difference between
the Earth image sensors and the star system. A possible solution to the
above problem is to replace or supplement the star tracker with a landmark
tracker as a source of attitude information. Studies ("Martin Marietta, 3J
have shown from temporal registration of Images; i.e., pixel, that attitude
accuracy of 7 arc-sec (14 M on Earth surface - 2a)- can be achieved for a
LAttpSAT type orbit. The star tracker system, at best, can achieve 14.4 arc-
sec (30 M on Earth surface - 2a) accuracy*
Currently, one of the major data processing log jams in the processing
of Earth resou -ce-type data is the necessity for calibration, correction and
reformating of .»rblt, attitude and scientific image data by ground facilities
before it is available for recognition processing. Pre-processing this data
on-board the spacecralt in real time would provide a significant reduction in
the cost of processing Earth resource-type data as well as reducing the end-
to-end processing time. Once the data is processed on-board, a direct link
to the user of attitude, orbit, and image data could be established creating
a real-time system.
Areas of studv for a Land-nark (UOS concept are:
0 Landmark t-racker configuration interfaces with the NSSC-I, micro-
processing n-vl a N'.tjC-l ulccSproceiSor h/brld s/slei>.
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• Landmark/star tracker combination configuration trade study
for attitude determination.
• Landmark GADS configuration using the landmark tracker for both
attitude and orbit determination.
• Processing algorithms and hardware configuration for the landmark
GADS concept.
•
• A computer simulation study of the landmark QADS concept.
/•''/
APPENDIX Z
MICROPROCESSOR SPECIFICATIONS
DISCLAIMER . .
The microprocessor description material contained in this appendix
has been reproduced from literature supplied by various vendors with their
permission. This information is supplied for the sole purpose of giving the
reader greater insight into the LSI devices discussed in the text of this
report. This information is NOT to be used as a detailed device specification.
f t «
Detailed device specifications may be obtained by directly contacting the
vendors whose addresses are listed at the end of this section.
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:ftB9080A
The 8080 microprocessor first produced by Intel Corporation is now
available from a number of different semiconductor vendors. The following
««
data sheet describes the Am9080A microprocessor produced by Advanced Micro
Devices. This device ie functionally equivalent to the Intel 8080 microprocessor.
/7V
T-'
Distinctive Characteristic*
e plug-in replacements for 8080A, 8030A-1,8080A-2
o High-speed version with Ipsec instruction cycle
• Military temperature range operation to 1.5/isec
8-Bit Microprocessor
Advanced Micro Devices
Advanced MOS/LSI
• Ion-implanted, n-channel, silicon gate MOS technology
e 3.2mA of output drive at 0.4V (two full TTL leads)
• 700mV of high. 400mV of low level noise immunity
• 820mW maximum power dissipation at 26% power
• 100% reliability assurance testing to MIL STD-883
O
GENERAL DESCRIPTION . • • .
The Am9080A products are complete, general-purpose, single-
chip digital processois. They are fixed instruction set. parallel.
8 bit units fabricated with Advanced N-Channel Silicon Gate
MOS technology When combined with external memory and
peripheral devices, powerful microcomputer systems are
formed. The Am90SOA may be used to perform a wide variety
of operations, ranging from complex arithmetic calculations to
character handling to bit control. Several versions are available
offering a range of performance options
The processor has a '16 bit address bus that may be used to
directly address up to 64K bytes of memory The memory
may be any combination of read/write and read only Data
are transferred into or out of (he processor on a bi-directional
8-bit data bus that is separate from the address lines. The data
bus transfers instructions, data and status information between
system devices All trans'er* are handled using asynchronous
handshaking controls so that any speed memory or I/O device
are easily accommodated.
An accumulator plus six general purpose reg.stert are available
to the programmer. The six registers are each 8 bits long and
may be used singly or in pairs for both 8 and 16 bit operations.
The accumulator forms the pumary working register and is the
destination for many of the arithmetic and logic operations." '
A general purpose puvi-down stack is an mportant part of th-
processor architecture The contents of tne stack reside in R/W
memory and the controlJogic, including a 16 bit s:ack pointer,
is located on the processor chip. Suoroutme call and return
instructions automatically use the stack to store and retrieve
the contents of the program counter Pu»h and Pop instruc-
tions allow direct use of the stack for storing operands, p<issuui
parameters and saving the ir achme state
An asynchronous vectored interrupt capability is included to
allow external signals to modify the instruct.on stream. Tin-
interrupting device may specify an interrupt instruction to lie
executed and may thus vector the program to a luMiml.u
service 'ocation, or perform sorre other direct (unction OHM i
memory access (DMA) capability is also included.
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INTERFACE SIGNAL SUMMARY
t
TYPE
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
IN/OUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
PINS
i
3
2
t
1
1
1
8
te
t
i
\
1
 1
- 1
i
ABBREVIATION
Vss
VQQ. Vrr. Van
01.02
RESET
HOLD
INT
READY
00-07
AQ-AIS ,
INTE
O8IN
WR
SYNC
HLDA
WAIT
SIGNAL
GlOUIMJ ff
• 12V. «5V. -SV Supttlu-i ^
Clocks '
Rntt
Hold
Intarrupl
Raady
Oat* Bui
Addre.'t
tnttrrupt Enable
Data Bui In Cuntiol
Witn Not
Cycl* Synchroniiation
HOW Acknomlcrlga
Will
. .
i
-INTERFACE SIGNAL DESCRIPTION handled efficiently with the vectored mterrjpt pro
cedure and the general purpose stack Interrupt
Ot. 02 The Clock inputs prow.de bas.c timing generat.on for . processing is descnbed ,r. more detaH on the nc.t
all internal operations They are non overlapping pa9e
two phase, high level signals All other inputs to the Drj-Dy The Data Bus is comprised of 8 bidirectional sujntl
processor sre TTL compatible lines for transferring data, instructions and stdti.i
RESET The Reset input ,nn«li*es the processor by clearmg rnformat.on between the processo, and all external
the program counter, the instruction register the umt*
interruot enable (Ito-flcn and the hold acknowledoe An- A IS The Address Bus IS comprised of !6 output sinnal
flip-flop. The Reset signal shouM be active for at
least three clock periods The general register* are
not cleared
HOLD The Hold input allows an external signal to cause the
processor to relinquish control over the address lines
and the data bus When Mold goes active the pro
ccssor completes its current operation, activates
IN- Hk'j output, and puts the 3 stale address and
data lines into their high impertance state The
HolJmr, device can then utilise the address and dau
t»j»t.> without interference
READY To. R jd, input ivnchiom/es t''tf
• : i .'..i i si-t- i: . u
-• • fit ••< . ,n i i - , ( i . t.i •
INT 'M. • :• uupt in >ut M. MI! pio.'•:•-•. J <
• • ' ' • ' '• *. I i ' I ) •M'%' * . '•• T,"
L '~. .i.in. u » s i j •'
lines used to addiess memory and peripheral devices
SYNC The Sync output indicates the stait of each pto
cessor cycle and the presence ot piocosstu stjuis
information on the data bus
OBIN The Data Bus In output signal indicates that tlir
bidirectional data bus is in the nip.it mode .md
incoming data may i>« ga»<M onto tlti* O.iu !ni«.
WAIT The Wait outuut mdicjtvs llul tlio PIULI^ NUI h.i>
entered the Wait state ami is pifi>nc<l to mrii
a Ready from the current extenul op.Malion
:t">or with
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oINSTRUCTION SET INTRODUCTION
The instructions executed by (he Am9080A ««e variable length
and nav be one. two or three by let long. The length is deter-
mined by the nature of the operation being performed and
the addressing mode be ng u<ed
The instruction summary shows the number of successive
memory bytes occupied by each instruction, the number of
clock cycles required for the execution of the instruction,
the binary coding of the first byw of each instruction, the
mnemonic coding used by assemblers and a brief description
of each operation Some branch type instructions 'tave two
execution times depending on whether the conditional branch
n taken or not Some fields in the binary code are labeled
with alphabetic abbreviations That shown is wv is the address
pointer used in the one byte Call instruction (RST) Those
shown as ddd or sis designate destination and sou«ce register
fields that may be filled as follows
111
000
031
010
on
100
101
110
A register'
B reg.stsr
C register
0 register
E register
H register
L register
Memory
The register diagram shows the internal registers thti are
directly available to the programmer. The accumulator is the
primary working register for the processor and i. a spec-lied
or implied operand m many instructions All I/O operations
take place via the accumulator Registers H. L, 0. E, B and C
mav be used singly or in the indicated pairs The H and L pair
is the imp'ied address pointer for many instructions
The Flag register stores the program status bits used by the
conditional branch instructions carry, zero, sign and parity
The fifth flag bit is the intermediate carry bit The flags and
the accumulator can be stored on or retrieved from the stack
with & tingle instruction. Bit positions in the flag register when
pushed onto the stack (PUSH PSW) are
7 | 6
S | Z
5 1 4
0 | CYI
3
0
2
P
1
1
0
CY2
where S « sign. Z ° zero. CYI = intermediate carry. P = parity,
CY2 " carry
REGISTER DIAGRAM
FLAG 5
ACCUMULATOR
H REGISTER
8
L REGISTER
i if PROGRAM COUNTER
STACK
16
16
During Sync tuna at the. beginning of each instruction cycle
tne d4ts bus contains operation itaut information Uwt
desmbes the machine cycle being executed. Positions for the
status bits are.
7
MEMR
6
INP
S
Ml
4
OUT
3
HLTA
2
STK
1
WO
0
 1INTA]
-TATUS DEFINITION:.
INTA Interrupt Acknowledge. Occurs in response to an
Interrupt input and indicates that the processor will
be ready for in mtenupt instruction on the data bus
when OBIN goes tiue
WO Write or Output indicated when signal is low When
high, a Read or Input will occur
STK Stack indicates that the content of the stack pointer
is on the address bus.
HLTA Halt Acknowledge
OUT Output instructional being executed
Ml First instruction byte is being fetched
INP Input instruction is being executed
MEMR Memory Read operation.
INTERRUPT PROCESSING
When the processor interrupt mechanism is enabled (INTE • 1).
interrupt signals fro-n external devices will be recooii/«<J
unless the processor ii in the Mold State In handling an :"Vr
rupt. the processor will complete the execution of the c in out
instruction, disable further interrupts and respond with INTA
status instead of executing tlie next sequential instruction in
the interrupted program.
The interrupting device should supply an tnstructioi opcode
to the processor during the next OBIN time after INTA status
appears.
Any opcode may be used except XTHL If the instruction
supplied is a single byte instruction, it will be executed (The
usual single byte instruction utilized is RST ) If the inter
rupt instruction is two or three bytes long, the next one or
two processor cycles, as indicated by the OBIN signal, should
be used bv the external device to supply the succeeding byte(s)
of the interrupt instruction. Note that INTA status from the
processor is not present during these operations
If the interrupt instruction is not some fcrm of CALL, it is
executed normally by the processor except that the Program
Counter is not incremental Thp next instruction in inn
interrupted p-u<;ram is {ncu letchol <jiul oxiLuted fjuiin.
that the interrupt mechanism must be «: ei-Jbtrd l>v lh>>
processor before another interrupt c.in occ ir
If th« inti-ri'Ji>T uvitrtn iim r. vat," lorm < f 0»M L it r, , «-r
ulsd noimdlly The Pij.jfdm Courier is ilu.iU diul control
transferred to vhe interrupt s»rvtce subroutin Tins routine
has responsibility for savinq and reMoimi) the m^rhini- Mjt>-
and for reenaHirq interrupts it i'ssir.\l V.ln-n the iniiirrutii
service is io-*p'ete a PETURN imtr jrtion will tiantfer
control back to the interrupted t roqrdm
r-r-*-* j^m
INSTRUCTION SET SUMMARY
9 Cod* No-el Ctaek
mnnnritr BVM c«d*t
lATA TRANS* tR
t dddi • e
t * t Ol a l
t ddd t to
£ddd t 10
01 ' 0 ' * 0
0 1 t 1 0 * 0
OCO 1 O i 0
0} • t 0 t 0
0*01010
0100001
O O l O O O t
03400O1
01 * 000 1
0*000 to
0*100*0
00000*0
.10*0010
1*11001
1*010*1
1 19001 t
1 01 1 01 t
t o t o o t i
f
f
7
7
10
1}
7
T
ie
10
10
to
10
16
t)
7
7
9
4
IB
1)
10
.•ONTROL
It 1 10 t 10
tot 101*1 1
lOt 1 t 1 t 1
111101*
t 1 IOOI 1
)Oi)OOOOO
-
BRANCHING
1 t b O O O t 1
1 ICt t O l O
1 IOIOOIO
I I O Q I O t O
i t oooo to
11*100*0
1 1 • 1 IOI 0
1 .010*0
' "10 MO
•
 rJ V t lot
101 1 10O
'01 01 3D
IOOI t 00
toooioo
i • >oi oo
' 1 1 * 0 0
1 0 t 1 00
i co' oo
t -J 1 1 0 *
t ' 1000
10 JOO
1 I 1 000
i "10 ">C
10
10
10
to
to
10
10
10
10
17
1711
1711
17 II
1711
1711
1 1 t 1
17 It
1711
10
lit
IIS
Hi
II *
• ' M S
1
 ' -I
• ' 11 .
i i • . i S
-
AtMribfv
Miumonrc
MOV. •
MOVm. r
MOVr.m
MVI.r
MVI m
LOA
LOAXB
LOAXO
LHLD
LXIN
LXIO
L.XI8
LXISP
SMLO
STA
STAX8
STAXO
SPML
KCMQ
XTHL
IN
OUT
MLT
STC
CMC
Cl
Ol
NO*
JUT
JC
JNC
JZ
aa
JP
M
JPt
JPO
Can
cc
CNC
Cl
CHI
C»
CM
Cl
CPO '
R«T
RC
RNC
R*
Rl«
MM
t.f|
UPtj
TX..
Irntnictkw Op Cod* No. of dock Atwnbly
DtKirpuon |7l6SM8SniO Bytn CyeUn Mfwimon
Movo neuter to raattlaf
Mow reoAtv m memory
MOM memory to rat/liar
Mo»* to rattier, vnmaoute
Move to memom immooeta
Load Acc direct
Load Acc movecl VM 6 A C
Load Acc. momi na O A *
LoadH AL »'KI
Load HAL. unmeant*
Load O A C immadujtc
Load itack pomtar rmmadilla
Store HAL direct
Slo>a Acc direct
Sio<e Acc ir*diract na B A C
Store Acc *nj.ieet via O A E
T rentier H A L to neck pooler
Eicnanoi O A fc win HAL
Eacnanga rap ol Hack ••IK HAL
Input to Acc
Output from Acc
Hall and enter «*i ttati
Set carry Hag
Compliment ee-ry lla«
Enable inltrtuotl
Oitabia mterrupti
No operation
Jump uncanatanally
June on carry
Jump on noc*rn/
Jump on mo
Jump on not faro
Jump on poinne
Jumponminvt
Jump on parity evert
Jump on I'Mity oitrt
4^ 11 unconditionally
Call On cerry
Call on no carry
Call on -no
Call on nol tiro
Can on poiitiwi
Call on panty et *n
Call on parity odd
Return unconditionally
Return on cany
Return on no carry
Return on faro
Rtlurn on nol ie*o
*!•" *" 1
H«tW*l « K4I l« "-"I
flt'uri at* t I'll* u ^ t
JU***!' • ' It "41 y
. '
ARITHMETIC
tOOOOn l
100011 II
100001 10
ICOOI 1 10
1 10001 10
t IOOI 1 10
0 JOO IOOI
0001 IOOI
001OI001
001 1 1001
lOOIOl II
t oo t it 1 1
IOO1PI 10
IOOI t 1 10
1 IOI 0 1 10
t IOI t 1 10
O0100* 1 t
ADOr
AOCf
AOOm
AOCm
AOI
ACI-
10 OAOB
10 OAO O
10 OAOH
t. OAOSP
SUBr
tear
SUBm
seem
SUI
sai
OAA
STACK OPERATIONS
I I O O C I O I II PUSH0
1 t O I O I O i tl PUSHO
1 t tOO IOI It PUSHH
11110131 II PUSHPSW
11000001 10 POP B
t tot oooi to POPO
1 1 100001 10 POPH
I t t l O O O l 10 POPPSW
LOGICAL
lOIOOi • l
101001 10
1 1 1001 10
l O t O t I I I
t O l O I I I O
t 1 101 1 10
1 01 I0i il
tot ioi to
1 1 1 IOI 10
1011 111 I
tot 1 1 1 10
1 1 1 1 1 1 10
00 101 1 t 1
000001 1 1
00001 1 1 1
000101 1 1
ooo i t i l l
ANAr
AN Am
ANI
XRAr
XRAm
XRI
ORAr
ORAm
ORI
CMPr
CMPm
C9>
CMA
RLC
RRC
RAt
RAH
INCREMENT/DECREMENT
00030 100 S INRr
00110100 10 INRm
0000001 S INKS
0001001 i INXO
0*10001 & INXM
Ut/ilnrf I r » Olil i
r i 1 1 i l 0 10 IK'I m
T< 0 0 I 'I 1 4 UC « 8
00.11 1 U 1 S OC> O
t tt t T i *, i r» i*
• ••Vf I t ' l l '. I' ' .f
butntctioo
OctcnpMn
fAcU»gr«a>loAcx la,,.
Add mln carry re««la> to Acc ^"
Adtf memory to Acc
Add •Mln carry momoiy to AcC
Add 10 Acc immadajit
Add ~m carry to Acc. rmmaaxte
OoutM add B A C to H A L
Ooubla add O A E to H A L
Oovbia addHALtoHAL
Double add tuck conttf to H A L
Subtract reojiter Irom Acc
Subtract Mn borrara raarltar Irom Act "
Subtract momofy trom Acc
Subtract •Mth borrow mamory Irorat Acc
Subtract trom Acc *mmadujw>
Subtrrct ivMti Dorro»r Irom Act immaoal*
Oaomai adiuu Acc
,
Ptrtfi rv«iit»ri 0 A t. iw ttrrk
Puah Mg*iiari O A f r«» Mark
Puih i»rttii»«« H A 1 on i rh
Putft Acc artd llaia an it«k«
Pop ragitvii O » k oil iuck
Pop rvoitlari H A L olt n«ch
Pop Acc arm tiaaa oil rack
•^ic\*
A*d t*&t9t wtth Acc
And nwnvHv vmlh Acc
And tmth Acc *ntrmtl*tm
CRCtuVM Ot t«Qltt*f Wtth A*,r
EBCIUUMO* urnlh Acc anir.-J.4M
Inciwtn* Ot ••gmM wih Ac*.
l«CKlJ.*-» Of mtminv *Mih A.* -,
ipjrtwtiwO* *»-•*» Act .«nNiM*Nit>
ComtNiT rtnytfrc *a i^h An
CotrMJ-V* n%*mniv Mtih A^T
ComiHf* witli Acc <miiM.ilMH«
CcMu.itm.Mit A»*»
Rnt«i» ACT l«ll '
Rntcr* Aer ughi
Rfiui* ACC *v>t iiMnutVt r*i<v
RoiM* A*,r tiyjit tht.Hitjl* * «(*v
•
Irwrnrvnt legiltM
Increment mrmory
Inciyfnant eitrnded B A C
Increment eitrnorit O A E
tnc,»r»nr,..r..cunHa,L
IX.,, «„,..,„.,
•Vxrnirn- .fw.n. ,,
Ori r»niMi| ». ,,".^ ^ A A r
Oft,em«r| rii^ nn»(i »/ ft 1 , ~
t. ,:,,- .. , -. '.I a. I
/;
' *
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MAXIMUM RATINGS (Above which uteful life may be impaired)
Storage Tenperature -65°C to • 150°
All Signal Voltages W.th Respect to VBB
All Supply Voltage* With Respect to
Power Dissipation
-ss"c to *m"
~ j-0.3V~to +20
-0.3V to +20
1 5t
The products described by tnis specification include internal circuitry designed to protect input devices from damaging accumulations o
static charge It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avou
exposure t>> excessive voltages. - . • '
.OPERATING RANGE
Part Number T& Voo
No tugiul or tupply »ci'l«oe mould «v«c b« gr««t«r tfitn 0 3V more negative than Vgg.
An 9080A XOC
C8080AX
Am9080A XOM
0'Cw»7BfC
-5S'Cio»12S'C
«12V iS*
»12V >IO%
»SOV 5%
+50V -10%'
-5 0V :5*
-SOV M0%
0V
0V
ELECTRICAL CHARACTERISTICS over operating range (note 1)
Parameters Description Test Conditions
C8080A-X
Mm. Typ. Max.
Am9080A-XDC
tKn. Typ. Max.
Am908C4
Mm Typ
XDM
Max Units
V,L 1 i-o«i LOW vomat
VIM J input HIGH Vo>t««t
v ! input LOV Volitot
ac
 ' Doc*
w ; input MICH VOIMOI.
^ , Clock
VQI ' Oj-cat LOW Valuta
VOH ! Output HIGH Volooj
1
'OOI*V> 1*^9,
1
1
i
' ICCIAVI VccSuppt,Cu...nt
t
Am90BOA4
•OL * 3 2(nA
IOL • • 9mA*
IOH • MO.A
IOM- -tOOnA
Minmum Clock
Opwtimt
Minimum Clock
PtliOO
A««aaoA *A • •» c
AmMSOA 7 TA • 0 C
•WVUBUBI
 TA..SSC
AmOOQOA 4 T* " *K C
r«-oc
AmSOBOA TA ' '78 C
Am9080A 2 TA • 0 C
• T » - - 2 * C
— - *
Axiwt 1 Minimum Clock Pt'iod
| l||. ! input ltjk«o» Cui'fnt (INo»4l
ICL Ciock Lc4k«if Cu'ifni [ Vjs *. VK> % VOQ
Dl
 ' Input Motf* INott 21
-i
1
 |( AlMltM «»ll 0414 Bui
VIN vss .o8-*
'IN • vss *oev
VAO vTc ~ __ ~ _
-to
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-10
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00
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oe
voo«»
"65T
• 70
60
J
-
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10
-too
-20
10
too
-10
30
-to
90
yoo 7
3»
30
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49
SS
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3S
1 40
1
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I —
06
vcc.i
oo
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45
L 5o
60
TO
10
35
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60 "
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r
 to
• to
IOO
70
to
tin
t o
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V00 7
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. . _
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" 30
}*.
44
l-s-
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040
M
S6
10
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40
M
10
10
to
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tin
Will
V.MIt
V.'ltt,
V -lit
VWt»
V'Mli
ViMI,
"•A
mA
"A
••A
MA
o
CAPACITANCE
I <i •" • . » IIV I
 A I'j t.
' O» ' , , i» t*
'oiu..>>:Kts Uusctipiion
C Clock Input C ipJCiMnco
C| Input OiMki int.**
CQ Output C ip it if inrt*
TVP
' 12
40~
80
in
Max
_L 20 !
80
_ L . . i
•*>
I
Units
pF
r P> j
r ~ ~ ~* "~ J
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SWITCHING CHARACTERISTICS over operating range" *Am9C80A-4 AmSOSOA-1 Am9080A-2 Am9(WOA .
BoUfM»niHnlMn«r»e080Ai|>«*i»li«htr*MCMitod. _-_ C8080A-1 C8080A-2 C8080A
Porwnetert Dttcrtption Tnt Conditibni Mln. MM. Min. M»». Mtn. Max, Min. Max. Uniti
«OA
too
«0l
«OS1
«OS2 ,
IDC
««s
«H
»lS
«HS
,->!£
* «FD
j_ «OF
i *DH
«AW
' «ow
. IKA
«KO
IWA
, >wo
IMF
! «WF
'KM
*AM
Clock 02 to Adctreu Out Delay
Clock «2 to Out Out Otliv
Clock O2 to Oiti Bui input Mod* Delay
Date in to Clock Ol Set-up Timt
Oat* in to Clock O2 Sat up Tim*
Clock to Conitol Output Delay
Riady to .'lock «2 S«t up i°im*
Clock o2 to Control Signal Ho'd Tim*
intirrupt to Clock >7 Sat-up Tim*
Hold iO Cock 02 Set -up Tim*
Clock o2 to INTE Delay
Clock *2 to Add>t»/Dai* OFF Del»v
Clock 02 to DBIN Delay
Clock *2 to Data In Hold Tim*
Addreii Valid >o Writ* Dtlav
Output Otla Valid to Wr t* DelaV
Addrtti Vtlio to Wni* Inert mint
Output Data Valid to Writ* Increment
Writ* tc ddr«u Invalid Delay
Write to Output Data Invalid Dtlay
HLDA 10 Addr*tf'Oat« OFF Delay
Writ* to Addren/Data OFF Delay
HLDA to Addrnt'Data OFF Incnmtni
DBIN to Ad4r*» Hold Tim*
- to*d C«PK>ttnc*-
• tOOpF
(Not* SI
Both tosi tmi tDS2
muii br tatufivd
Loaa Oap*ci(«nc* • SOpF
LO*d Capacitfcnc* • 5OpF
Load Capacitance • S0p.r
iNoieS)
(Noi* 81
(Not* 81
(Not* 8)
(Note 8)
(Note 81
(Note 81
(Note 91
(Note 6)
(Noi* 91
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-
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-
-
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1 130
~
-
-
-
40"
^*
10
120 1
90
0
too
120
25
-
- '- -
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3 Timing teierence levelt - ~
Clock! HIGH • 8 0V LOA - I OV
Input* HICH « 3 3V LOW - 0 8V
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current during tranntion itatmucrtai I OmA
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7 With interrupt! enabled t*e Interrupted mitruction MIU t>« on* with an interrupt input ttaole during the indicated interval of Hie letr ftork pwiu<t
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1 CLOCK WAVEFORM DETAIL '
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CLOCK SWITCHING CHARACTERISTICS over operating range
Am9080A-4 Am9080A-1
C8080A-1
Parameter* Detenptton Mm. Max. Mm Max.
Am9080A 2 Am9080A
C8080A-2 C8080A
Mm. Max. Mm. Max. Unit!
«CV
t.. if
VI
V2
'01
t02
«D3
Clock Period
Clock Trimuion Timei
Clock 01 Pulw Width
Clock 02 Pulw Width
Ol to 02 Of IMI
02 to Ol Offset
Ol too2D«Uv
250
0
-
120
0
SO
50
2000
IS
320
0
SO
145
0
60
60
2000
25
380
"- o
60
175
0
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70
2000
SO
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0
60
220
0
1C
80
2000
SO
m
m
»»
01
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r, ^3SS
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The following data aheet describes the Ao9511 arlthnatlc processing
unit produced by Advanced Micro Devices. The vendor 10 presently
sampling the unit and Is ucpected to be In full production later this
year.
"Copyright c 1977, by Advanced Micro Devices, Inc. All Rights
Reserved. Reproduced with the permission of Advanced Micro Devices, Inc."
rPRELIMINARY INFORMATION
Arithmetic Processing Unit
Advanced Micro Devices
Advanced MOS/LSI I
DISTINCTIVE CHARACTERISTICS .
Fixed point single and double precision (16/32 bit)
Floating point single precision (32 bit)
Binary data *ormits
Add, Subtract. Multiply and Divide
Trigonometric and inverse trigonometric functions
Square roots, logarithms, exponentiation
Float to fixed and fixed to float conversions
Stack oriented operand storage
Direct memory access or programmed I/O data transfers
End of execution signal
General puipose B bit data bus interlace
Standard 24 pin package
+12 volt and +5 volt power supplies
Advanced N-channel silicon gate MOS technology
100°6 MIL STD 883 re'ubility assurance testing
GENERAL DESCRIPTION
The Am9511 Arithmetic Promising Unit (APU) u a monolithic
MOS LSI device that provides high performance fixed ami
floating point arithmetic and floating point tngonomeim
operations. It may be used to enhance the mathematical canj
bility of a wide variety of processor-oriented systems. Chcby
shev polynomials ore used in the implementation of the APU
algorithms
All transfers, including operand, result, status and command
information, take place over an 8-bit bidirectional data bus
Operands are pushed onto an internal stack and commamlt air
issued to perform operations an the data MI tho (tack
are then available to be retrieved liom the stack
Transfers to jnd from the APU nuy Uo ItcMillcd by tho js
ated processor using conventional puMirammed I/O, or may lio
handled by a direct memory access contiollrr for imninvisl
performance Upon completion <>' <MCh comm.inri. I In- API)
issues an end of execution signal that may In- usi'il j<. un in
terrupt by the CPU to help cooulm.iti1 pi'iqi.im LXUCUIIOII
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ORDERING INFORMATION
Package
Type
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INTERFACE SIGNAL DESCRIPTION
+5 Volt power supply
+12 Volt power lupply
Ground
CLK (Clock. Input)
An external. TTL compatible, timing source is applied to the
CLK pin.
Pf'ET (Rent. Input)
The active high reset signal provides initialization for the chip.
RESET also terminates any operation in process. RESET
clears the status register and places the Am95l 1 into the idle
state Stack contents and command registers are not affected.
CS (Chip Select. Input)
CS is an active low input signal wnich selects the Am9511 and
enables communication with the data bus.
C/5 (Command/Data. Input)
In conjunction with the RO and WR signals, the CIO control
line establishes the type of communication that is to be per-
formed with the Am9511 as shown below
C/D
0
0
1
1
RD
1
0
1
0
WR
0
1
0
1
Function
Enter data byie into tuck
Read data byte Irom ttack
Enl*' command
Read naiui
(Read. Input)i
_ is active low inputjndicates that data or status it to be read
Trom the Am9511 if CS is low.
WR (Write. Input)
This active low input indicates^that data or a command is to be
written into the Am9511 if CS is low.
lACR (End Acknowledge Input)
This active low input clears the end of execution output signal
' (1715). If IACK is tied low. the END output will be a pulse
that It on* clock wide.
SVACK* (Service Acknowledge. Input)
This Active low input clean the service request output (SVREQ).
END (End Executio-, Output)
This active low. open-dram output indicates that execution of
the previously entered command is complete It can be used as
an interrupt request and is cleared by EACK, RESET or any
read or write access to the Am9S11
SVREQ (Service Request, Output)
This active h.gh output signal indicates that ^ommaiul exe-
cution is complete and that post execution service was re
quested in the previous command byte It is cleared by SVACK'.
the next command output tc the device, or by RESET
PAUSE (Pause. Output)
This active low output indicates that the Am9511 is unable to
accept communication with the data bus When a.i attempt if
made to read data, write data or to niter a new command
while the AmdS11 is executing a command. PAUSE goes low
until execution of the current command it complete (See
Pause Operation, p 5)
OBO-OB7 (Bidirect.cnal Data Bus. I/O)
These eight bidirectional lines provide for transfer of com-
mands, status and data between the Am9511 aiuljhe CPU
The Am9511 can drive the data but only when CS and RO
are low.
COMMAND STRUCTURE
Each command entered into the Am9511 consists of a single
8 bit byte having the format illustrated below
"
rO !„ ..INI - Sisr.it rixto j CODE
.1
li 0 4 select lh» oucrVion to he per formed 35 shown in thi»
'.. Bi tsSGs led the d.is.ifoimat apptopnj'eto i
iiinn II hil 5 11 j l.o tixed point data formal is
If bit 5 is a 0. dealing point format is specified Bit 6 selects
the precision of the data to be operated upon by fixed point
commands only Of bit 5 -0 , bit 6 must be 0) If bit 6 is .1 1
VfJ1'1 iir«"TV in llfiliirl i)l r imh »•• I •> i"'-l II In* G is i 0
duuble piici'iou U^ lull otnu.iil, jr. niiiii.iit.il rii'MiltS .in-
u'Ul'itiiiPU to' il'l illi'iul cniuliiri i|u>n. n< tuts t'\ llir1(itum.iitit
byte Bit 7 indicate.! whi-trn-i a tervtct- miurtt it to bt; issued
jl". f II •• fit -11 . ,• I i • « •' ui.-il I* l; ( / it i I (In vi I /Id 'e
quell output li.I'LOl jvui go l\>g*i at li.e mm-luiioii O< Die
command and will remain hi'jh until reset bv •< low level on the
terv ce acknowledif \nn JSVACKI or unnl r-impletior nf c«i'
Cution ol till* succeeding rommjnd when* scivicc fquott
(tut 7) is 0 t.i< h CDtnm.md c.supd IO lhi> Am9511 requesti post
exeruiion servire ha1.' -I upon the SIHIC o( bit 7 m the com
mjr.d byte When bit 7 it a 0 SVR ~O n maun Invu
r COMMAND SUMMARY
• *
i
Command Code
7
R
R
R
R
R
R
R
R
R
R
R
R
|
6 5
1
1
1
1
4 3|2 1 0
Command
Mnemonic
Command Description (1)
X53
HXED POINT SINGLE PRECISION ULJ
0
0
0
0
1
1
1
1
0
0
1
1
0
i
0
1
SADO
SSUB
SMUL
SOIV
Add* TOS to NOS Result to NOS Pop Slack
Subtracts. TOS Irom NOS Remit to NOS Pop Stack
Multiplies NOS by TOS Result to NOS Pop Stack
Divide! NOS by TOS Result to NOS Top Stack
FIXED POINT DOUBLE PRECISION
0
0
0
0
0
0
0
0
t
1
1
1
0
0
1
1
0
1
0
1
DADO
OSUB
OMUL
DDIV
Add* TOS 10 NOS Result to NOS Pop Stack
Subtracts TOS from NOS Result to NOS Pop Stack . ..- ,
Multiplies NOS Dv TOS Result to NOS Pop Stack
Divides NOS by TOS Result to NOS Pop Stack
FLOATINGPOINT
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
t
0
1
o
FADD
FSUB
FMUL
\ FDIV
Adds TOS to NOS Result to NOS Pop Slack
Subtracts TOS Irom NOS Result to NOS Pop Stock
Multiplies NOS by TOS Result to NOS POD Stack
Divides NOS by TOS Result to NOS Pop Stuck
DERIVED FLOATING POINT FUNCTIONS (21
R
R
P
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
; °
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
0
1
0
ni * i
n
R
n
0
0
0
0
0
0
0
0
0
0
'0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
1
1
0
1
1
0
1
1
0
1
1
0
0
0 0
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
1
1
1
0
0
0
0
q.
0
i
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
0
1
1
1
1
0
0
0
1
1
1
0
SORT
SIN
COS
TAN
ASIN
ACOS
ATAN
LOG
LN
SXP
PWR
Square Root of TOS Result in TOS
Sine ol TOS Result in TOS
Cosme ol TOS Result m TOS
Tangent of TOS Result in TOS
Inverse Sine of TOS Retuli in TOS
Inverse Cosine of TOS Result IP TOS
Inverse Tangent ol TOS Hesu.< in TOS
Common Logarithm (base 101 of TOS R'tult in TOS
Natural Logarithm (base e) of TOS Result in TOS
Exponential (e*l ol TOS Result in TOS — ,
NOS raised to the power m TOS Result to NOS Pop Slack £
DATA MANIPULATION COMMANDS (3) " **cs&
NOP
FIXS
FIXD
FLTS
FLTD
CHSS
CHSO
CHSF
PTOS
PTOD
PTOF
POPS
POPD
POPF
XCHS
XCHD
XCHF
PUPI
No Operation
Converts TOS from floating point to single preusion fined point formal
Converts TOS from floating point to double precision fixnd point formal
Converts TOS from single precision fixed po-ni in lluaiing point format
Converts TOS from doubl: precision fixed pom! in tliMtmg point format
Changes sign of single precision fixed point operand on TOS
Changes sign of double precision fixed point operand on TOS
Chang:* s>gn of floating point operand on TOS
Push smglr precision fixed point operand on TOS 10 NOS-
Push double precision fixed point operand on TOS 10 NOS
Push floating point operand on TOS 10 NOS
Pop single precision fixed point operand from TOS NOS becomes TOS
Pop double precision fixed point operand from TOS NOS becomes TOS
Pop Howling point operand Irom TOS NOS becomes TOS
Exchange single precision fixed poini operands TOb mil NCS
Exchange double precision lined point ope-aids TOS and NOS
Exchange floating point operands TOS and NOS
Push floating point constant n" onto TOS Previous TOS becoines NOS
Nol.-v 1 NOMENCLATURE TOS it Top Ol Slack NOS is Neil On Stock
? All derived floating point functions destroy the contents ul the stack Only the result can be counted nn to l» vjlirt uiwii commo
completion
3 r.irmai conversion comnands (FIXS. FIXD FLTS. FLTD) reiiuire that llnating point dju lormji |u> untiim! I.nnmi.iiii' hn\ S IM.
mutt he 01
o
DATA FORMATS
The Am9511 arithmetic processing unit handles operands in
j-ju. M«eu i~.nt and floating point formats. Fixed point
j*K.f ends may be represented in either single (16-bit operands)
.^ double precision (32 bit operands), and are always repre-
sented as binary, two's complement values.
SINGLE PRECISION FIXFD POINT FORMAT
-VAIUI-
Sl I I II I I I I I I I I I I
DOUBLE PRECISION FIXED POINT FORMAT
i VALUE • I
M i I I I 1 J LI I I I I I I I I I I I I I I I I I I I I I I I
The sign (positive or negative) of the operand is located m the
most significant bit (MSB) Positive values are tepresented by a
sign bit of zero (S ° 0) Negative values are represented by the
two's complement of the corresponding positive value with a
sign bit equal to 1 (S * 1) The range of values that may be
accommodated by each of these formats is -32.768 to +32.767
for single precision and -2.14.-.483.648 to +2.147.483.647
for double precision
iting point binary values are represented in a format that
rrmits arithmetic to be performed in a fashion analogous to
operations with decimal values expressed in scientific notation
(583X 102)(816X101) = (47572BX 104)
In the decimal system, data may be expressed as values between
0 and 10 times 10 raised to a power that effectively shiits the
implied decimal po.nt right or left the number of places neces-
sary to express -.he result in conventional form (c g , 47.572 8)
The value portion of the data is called the mantissa The ex-
ponent may De either negative or positue.
The concept of floating oomt notation has both a gain and a
loss associated with it The gain is the ability to represent the
significant digits of data with values spanning a large dynamic
range limited only by the capacity of the exponent field for
, in decimjl notation if the exponent field is two digits
wide. «nd the mintisa is fiva digits, a range of values (positive
or negative) from 1.0000 X 10-99 to 99999 X 10+99 can
be accommodfited. The loss is that only the significant digits
of the value can be represented. Thus there is no distinction in
this representation between the values 123451 and 1234S2.
for example, since each would be expressed as 1.2345 X 105
The sixth digit has been discarded In most applications where
the dynamic range of values to be represented is laige. the loss
of significance, and hence accuracy of results, is a minor con
siderqtion. For greater precision a fixed point format could be
Chosen, although with a loss of potential dynamic range
The Am9511 is a binary arithmetic processor and requires that
floating point data be represented by a fractional mantissa
value between 5 and 1 multiplied by 2raised loan appropriate
power. This is expressed as follows
value - mar.tissa X 2«*P°nen*
For example, the value 100 5 expressed in this form is 0 1100
1001 X 27 The decimal equivalent ot this value may be com-
puted by summing the components (powers of two) of the
mantissa and then multiplying by the exponent as shown
below:
value - (2-' + 2-2 * 2~5 * 2~8) X 2'
- 0 5 + 0 25 + 0.03125 + 0.00290625) X 128
' -0.78515625X128
-1005
FLOATING POINT FORMAT
The format for floating point values in the Am9511 is given
below. The mantista is expressed as a 24 bit (fractional! value,
the exponent is expressed as a two's complement 7-bit value
having a range of -64 to +63. The most significant bit is the
sign of tne mantissa (0 » positive, 1 ° negative), 'or a total of
32 bits. The binary point is assumed to be to the left of the
most significant mantissa bit (bit 23) All floating point data
values must be normalized Bit 23 must be e<iud! to 1. except
for the value zero, which is represented by all /eros
IKKMfNT
H I I I I I ! I I ! I I I I I I I I I I I I I I I I i I I
Jl M 24 U 0
;1
Thp range of values that can be reprcspitod m this (<<'rn.it is
i (2 7 X 10-20 to 9 2 X 10'8) and zero
FUNCTIONAL DESCRIPTION
Stack Control
The uter interface to the Am9511 mdudet access to an a level
16-bit wide data tuck. Since tingle precision fixed point oper-
ands are 16-bits in length, eight such values may be maintained
in the stack When using double precision fixed point or floating
point formats four values may be stored. The stack in these
Two configurations can be visuati/ed as shown below
tot — -
NOS — —
M , ei
B? , i"
,
,
.
i
,
TOS — —
NOS — —
ea , a» , ea , es
a« , BJ , B» . BI
i i .
i • i
Data are written onto the stack, eight bits at a time, in the
order shown (81, B2. S3 ) Data are removed from the
stack m reverse byte order (BO, 87. 86 I Data should be
entered onto the stack in multiples of the number of bytes
appropriate to the chosen data format.
Datd Entry
Data entry is accomplished_by bringing the cr- -p select (CS).
the ejmmaid/data (me (C/D). and V\ R low. as shown m the
timing diagram The entry of each new data word "pushes
down" the previously entered data and places the new byle u-'
the top of stack (TOS) Data on the bottom of the stack prior
to a stack entry are lost
Data Removal
Data are removed from the stack m the Am9S11 by bringing
chip select (CS), command/data (C/D), and RD low as shown
in the timing diagram The removal of each data word redefines
TOS so that the next successive byte to be removed becomes
TOS Data removed from the stack rotates to the bottom of
the stack. . -
Command Entry
After the appiopriate number of bytes of oata have been en-
tered onto the stack, a command may be issued to perform in
operation on that data Co.nmands which require two oper-
ands for execution (e g, -xld) operate on the TOS and NOS
values Single operand conmands operate only on the TOS
Commands are issued to the Am9511 by bringing the chip se-
i.-ct if35) line low Command <lar.i 1C 5* line hiqh a ul \VR line
low as indicated by me timing diaqr«.,n Alter a command is
issued, the CPU can continue execution of its p'ogram concur-
rently with the Am95i 1 command execution
Command Completion
The Am95tl signals the completion of each command exe
cu'ion by lowering the End Execution line (END) Simultan-
eously, the busy bit in the status register is clejred anu the
S^rvce Request bit ol the command register is checked I! it
is * 1" t*v> ierviCf riTjuPtl ouinut level (SVREQI n owd
.. _ . ^ 4! ' •- > !• <- V i ' J > Jt'l.t. Io», t< it • >-' "/ • It |C
I • • ' " ,/,>li'. Simmily Mi sirviM' riqui'St lim •» il- irnl:i/
i- • j ,MI|IOH of d» oUiv' low SL'VUC AiMtowlvCjt. tSVAUKI
Ptj.e OpcM'.ion
A<^ , ctiv lo J muv
its -jui-i'-t •: %" * .<r
iJC >"' '•" W
S1 i "his tin" it h'-in i
1. A previously initiated operation is in progress (device bus^
and Command Entry has been attempted In this cue. it*
PAUSE lino will be pulled low and remain low until con
pletion of the current command execution. It will then g
*iigh. permitting entry of the new command
2. A previously initiated operation is in progress and j
access has been attempted In this case, the PAUSE I
be pulled low, will remain m that state until execution i
complete, and will then be raised to permit completion o
the stack access.
3. The Am9S11 is not busy, and data removal he* been re
quested. PAUSE will be pulled low for the length of tim<
necessary to transfer the byte from the top of stack to thi
interface latch, and will then go high, indicating availability
of the data.
4. The Am9511 is not busy, and a data entry has been re
quested. PAUSE will be pul'ed low for the length of time
required to ascertain if the preceding data byte, il any. has
been written to the stack If so PAUSl will immodute'.y
go high II not, PAUSE will remain low until the tntcilacf
latch is free and will then go high
S When a status read has been -equested PAUSE will be pullt il
low for the length of time necessary to transfer the sutus
to the interface latch, and will then be raised to permit
completion of the status read Status may be read whether
or not the Am9511 is busy
When PAUSE goes low. the APU expects the bus control s»j
nals present at the time to remain stable until PAUSE
high
Device Sutus
Device status is provided by means of an internal stdus rp<ii<'
whose format is shown below
BUSV SIGN ZERO •ERROR COOC-
I I I I I
BUSY Indicates that Am9SI1 is runvntiy I'xccutmg a com
mand (1 •> Busy)
SIGN- Indicates that the value on the lop of slack is iMjalivo
(1 " Negative)
ZERO Indicates that the value on the top of stack is zero (I
Value is zero)
ERROR CODE This field contains an indication of the validity
of the result of the last operation The rnoi
codes are
. . 0000 - No error
1000 - Divide by *ero
0100 - Square root or log of negative number
1100 - Argument of inverse sine, cosine, or ex too large
XX10 - Underflow
XX01 - Overflow
CARRY Previous operation resulted in carry or borrow
mostsijn-ficantbit. (1-Carry/Borrow,0 NoC.m.
No Borrow. I
II the BUSY bit in the statu> reqittw n a one. the othci ttittit
lull .ill not lielmut >l J'To. imlii,<jtm<j not lju&y, the j|i> < ih. :•
'•omp etc ai«»l we other status tuts .11- iletmeU ai given .1-. • .
Read Status I )
Ihe Am'13'1 .'atj, i";-4f-i cjn hr i>.i,l by th» C*"J >'
time (whether an_opi'fdtion is m pioqiesi or not) Uy bnn, i'j
thp chip select (CS' lew the comnunrt/ilata lnie(C/6i .im'i
and 'o.'.enni) HD Tin. stilus ie<;iitci it thfn i-ited omo ti-
dat-i hut di.il iu.lv be input liy the CPU
EXECUTION TIMES ' '
Timing (or execution of the Am9511 command set is contained
in Table 1 All times are given in terms of clock cycles. Where
Ijstanual variation of execution times is possiole. the mini-
and maximum values are quoted, otherwise, typical
#ues are given. Variations are data dependent
Total exee-tion tunes may require allowances for operand
transfer into the APU. command execution, and result retrieval
from the APU. Except for command execution, these times
will be be heavily influenced by the nature of the dau. the
control interface used, the. speed of memory, :he CPU -ted.
the priority allotted to DMA and Interrupt operations, the sue
and number of operands to* be transferred, and the ute oi
chained calculations, etc.
COMMAND EXECUTION TIMES
Command
Mnemonic
SAOO
SSUB
SMUL
SOIV
DADO
DSUB
OMUL
OOIV
FIXS
FIXO
FLTS
FLTD
Clock
Cyc.es
IT
30
92
92
21
38
208
iCfl
92216
100346
98186
98378
Command
Mnemonic
FADO
FSU8
FMUL
FDIV
SORT
SIN
COS
TAN
ASIN
ACOS
ATAN
LOG
Clock
Cydes
56-350
58-352
168
171
800
4464
4113
5754
7668
7734
6006
4490
Command
Mnemonic
LN
EXP
PWR
MOP
CH3S
CHSD
CHSF
PTOS
PTOO
PTOF
POPS
POPO
Clock
Cycles
4478
4616
9292
4
76
34
16
16
20
20
10
12
Command
Mnemonic
POPF
XCHS
XCHO
XCHF
PUPI
,
Clock
Cycles
12
18
26
26
16
o
MAXIMUM RATINGS above which useful life may be impaired
Storage Temperature
Ambient Temperature Under Bias
VOO with Respect to VSS
^^ VCC with Respect to VSS
Ail Signal Voltages with Respect to VSS
Power Dissipation
The products described by this specification include internal circuitry designed to protect input devices from dtmagmg accumulations of
static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in outer to avoid
exposure to excessive voltages.
OPERATING-RANGE
Part Number Ambient Temperature VSS VCC VOO
1 Am95110C
; AmSS114DC
AmSSIIOM
o*c < TA < *7<rc
-55*C<TA<*125°C
0V
0V
»5jov t s%
«sov • io«
412V i 5%
+12V t 10%
ELECTRICAL CHARACTERIS1ICS Over Operating Range (Note II
Parameters Description Test Conditions Win. Typ. Max. Units
VOH
VOL
VIM
VIL
MX
trt?
ICC
100
CO
Cl
CIO
Output HIGH Voltage
Output LOW Volugr
Input HIGH Voltage
Input LOW Voltage
Input Load Current
VCC Supply Current
VOO Supply Current
Output Capacitance
Input Capacitance
I/O Capacuaoie
IOH - -JOOuA
IOL • 3 2mA
VSS < VI < VCC
VO • 0.4V
VO-VCC
TA-*25»C
TA-O*C
TA - -ssrc
TA-+25°C
TA-O-C
TA--5S*C
»c- IBMHi. Inpuw-OV
3.7
2.0
-OS
55
55
8
S
10
04
VCC
OJ
• to
-100
100,
10
8
13
Viill*
VlllK
Vtilu
V«lti
(•A
^^k
%'^ Pn§?*^
mA
1*
i>r
i*
-„-?
rT
SWITCHING CHARACTERISTICS over operating ran* (Note II
i , Am9S11
Parenntm Dneriptjen ^ Mta. MM. Mm. Mix. Units
I^ 5*PW(HH>» "
N&Pow
TCPW
TCSR
rcsw
TCY
*row
TEAE
TEPW
TOP
TPPWR
1 TPPWW
TPR
TPW
TRCO
TRCS
I TRO
THP
| TR2
TSAPW
TSAR
TWCO
TWCS
TWO
&8S±ISr
E ACK LOW Pull* Width
- C/Q 10 H"B LOW Set up Timf
C/B to WR LOW Sat up Tim*
Clock Pulw Width
CS LOW to RO LOW Set up Tim*
Cl LOW to WR LOW S*t up Timr
Clock Period
Data Bui Stab!* to WR HIGH Sat up Time
HACK LOW to END HIGH Delay
, END LOW Puln Width (Not* 21
Data Buf Output Valid to PAUSE HIGH Delay
*~ PAUSE LOW Pulw Wdlh Reaa 'Note 3)
PADS? LOW Pulse Width Write (Note 3) •
PAUSE HIGH to RO HIGH Hold Time
PAUSE HIGH to WR HIGH Hold Time
1
 RD HIGH :oC/D Hold Time
RO HIGH to CS HIGH Hold Time
RO LOW to Data Bui ON Delay
RD LOW to PAUSE LOW Delay (Note 4)
1 no HIGH to Data But OFF OHav
1
 SV ACK LOW Pulia Width
SVACK LOW to SVREQ LOW Delay
WR HIGH to CIO Hold Time
WR HIGH to CS HIGH Hold Time
WR HIGH to Data Bui Hold Time
,„ , _ ,. (Command)
(Oatel
WR LOW to PA JSE LOW Delay (Note 4)
100
0
0-
200
SO
50
480
400
0
1850
0
0
0
0
0
SO
_?_
SO
-
to
° ,
60
60
0
2TCY
, 3TCY
5000
2ca
200
200.
200
300
3TCY
4TCY"
200
SO
0
0
100
25
29
'250
200
0
925
' 0
0
0
0
0
25--
25
90
30
30
0
2TCY
L. 3TCV
-
2900
100
100
too
100
ISO
3TCY
4TCY
100
m
.o»
n*
m
ni
n»
nt
nt 1
ni
nt
nt
nt
nt ""
nt
nt
ni
ni
nt
nt
ni
nt
nt
nt
nx
nt
nt
n«
nt |
NOTES:
1. Typical values are for TA •* 25°C and nomina1 supply voltage
2. END low pulse width is specified for EACK tied to VSS.
3. Based on stack access only. Variable, refer to functional description for detail*.
4 PAUSE is pulled low for both command and data operations
5 TEX is the execution time of the current command (see the Command Execution Times table).
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APPLICATION INFORMATION
Tha diagram in Figure 2 shows the interface connection* for
the Am9511 APU with operand transfers handled by an
»17 DMA conirotler. and CPU coordination handled by
I Am9519 Interrupt Controller. The APU interrupt* the CPU
i indicate that a command has been completed When the per-
formance enhancement! provided by the DMA and Interrupt
operation* tee not required, the APU interlace can be simpli-
fied as shown in Figure 1. The Am951l APU is designed with
• general purpose 8-Wt data but and interface control so that it
can be conveniently used with any general P-oit processor.
In many systems it will be convenient to ute the microcom-
puter system clock to drive the APU dock input. In the cose
of 8080A/9080A syitems it would be tlw 62TTI signal. In
cycle time will usually fall In the range of 250ns to 1000ns.
depondmg on the system speed.
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Figure 1. Am95H Minimum Cor.figurdtion Example.
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Figure 2 AmOSII High Performance Configuration Example
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1h« following material describes th« Digital Equipnant Corporation
LSI-11 BieroeoopuCer ajstern. When packaged for an ead-uaer, thie unit in
sold by the vendor as tha POP 11/03 mialeooputer.
"Copyright e 1977, by Digital Equipment Corporation. All Right*
Reserved. Reproduced with the permission of Digital Eqoipmnt Corporation."
n
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INTRODUCTION
Th» use of large-scale integration (LSI) technology wfll
take* new and existing product designs past a series of
traditional banters such as sue. weight, packaging,
reliability/maintainability and cost , _
LSI technology enables DIGITAL to put an N-channel
MOS central processor. 4096 (4K)-word random-access
memory (RAM), vectored automatic priority interrupt
logic, real-time dock input power failure/autorestart
logic, and buttered parallel 16-bit input/output port on
one 8.5-by-lO-cnch printed circuit board
Added to these LSI-11 features are an enclosure and
power supply (including lights, switches and fan) lo
produce the PDP-11/03—the LSI-11 in a box
LSI-11 or the PDP-11/03 can be expanded by choosing -
(ram any of several memory and I/O modules—RAM.
PROM/ROM or core memories, serial and parallel I/O
interfaces, prmted-circuit backp'ane/card guide
assembly—all interfaced to the LSI-11 bus.
LSI modularity means you buy only what you need. You
are free to concentre te your expertise and maximize
your profitability by applying DIGITAL s microcomputer
capability to .•> whole new range of control and process-
ing opportunities
Choosing either LSI-11 or 11703 enables you to offer
the newest products in the popular DIGITAL PDP-11
family of minicomputers, a family with unparalleled user
acceptance More than 30.000 PDP-11s are in use.
the largest number in processing and control applica-
tions. Over four years of development and field experi-
ence are yours to profit from when you offer LSI micro-
computers to your customers.
The wealth of tools available to help integrate the
LSI-It or PDP-11/03 into your product means that you
can cut short your development cycle and get to market
sooner.
Here's what is available
• A large, flexible instruction repertoire, including the
400-plus instructions of the basic PDP-11/40
• A simplified, apolication-oriented bus structure for
maximum ease m handling I/O and memory operations.
• Off-the-shelf, plug-in expansion interfaces
• Off-the-shelf, plug-in core. RAM. and/or PROM/ROM
expansion memories
• Resident firmware debugging t3chniques and ASCII
console routines
• Operating system development on standard
PDP-11/33.11/40 or LSI-11
• Software and hardware training classes
• Complete documentation, including user's program-
ming and maintenance manuals, configuration and
installation guides
0
 The unmatched resources of the DECUS library for
T0 11 > !•:" <-.,''or i'c
LSI-11 HARDWARE AND FIRMWARE
Microcomputer Module KD11 -F
The 16-bH central procaoaor functions are contained In
four silicon gate N-channel metal oxide semiconductor
(MOS). large-scale integration (LSD. Integrated circuit
chins These chips provide all Instructions, decoding,
bus control, and arithmetic/logic unit (ALU) functions of
the processor The central processor contains eight
general registers which can serve as accumulators,
index registers, autoincrement/autodecrecnent
registers, or stack pomtera.
40go-byl6 read/write MOS aamteonduetor Dtomacy is
contained on the microcomputer module This memory
is composed of LSI dynamic random-access memory
(HAM) chips that require little operating power, provide
fast access time, and are refreshed automatically by the
processor's microcode, which is transparent to the user
A memory register on the KQH-F module addresses all
on-board memory plus LSI-11 bus-compatible expansion
memory up to 32K words or 64K bytes
tamttptexed paraflai I/O bus port-DMA operation. The
LSI-It bus is a high-speed. 38-line parallel bus con-
taining data, address, control and synchronization lines
Sixteen lines are used for time multiplexing of data and
addresses All data and control lines are bidirectional,
asynchronous, open-collector lines capable of providing
a maximum parallel data transfer rate of 833K words
per second under direct memory access operation
Powerful POP-11/40 basic Instruction aet. More than
400 powerful instructions make up the LSI-It's extensive
basic instruction set There are no separate memory.
I/O or accumulator instructions Thus the user can
manipulate oata in peripheral device registers as flexibly
as in memory registers
The basic operation code uses both single- and double-
operand instructions for words or bytes, making it
possible to perform such operations as adding, sub-
tracting, or moving two operands in one step This can
reduce the number of instructions needed for many
routines by as much as two-thirds Much of the LSI 11's
operating flexibility and processing power are derived
from its wide variety of addressing techniques Address-
ing can te direct, indirect, automcrement. autodecre-
ment, byte or word, indexing and stack-addressing This
flexibility means the LSI-11 can deal with data in the
most efficient manner The generaljegisters can be
used interchangeably as stack pointers, accumulators,
and mdex registers Address modification can be done
directly m the general registers
The KEV-11 Extended Instruction and floating-point
Instruction option provides fixed-point multiplication,
division, and multiple shifting in single-precision arith-
metic as well es floating-point addition, subtraction,
multiplication anddivision
o
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i priori* In
provides for user-implementation of a priority-structured
I/O interrupt system Devices otectncalty closest to the
microcomputer module receive highest priority, for
either DMA or programmed I/O transfers (DMA devices
have a higher priority than programmed I/O devices)
TMs structure allows nesting of interrupts to as many
levels as there are devices connected to the LSl-11 bus.
Upon receipt of an interrupt grant, the device directs
the processor to an interrupt vector location which
contains the starting address of the device interrupt
ttrviee routine and the new processor status word.
RseMima dock input signal line functions as an
external interrupt line When connected to a frequency
source, it can serve as a real-time processor interrupt
A jumper on tho microcomputer module enables or
disables this highest priority interrupt function
Asynchronous operation of all system modules permits
each to function at its highest possible speed
Power fad/auto restart provides jumper-selective restart
through a power-up vector, a defined location, or an
octal debugging*technique (OOT) microcode
Power failure » one of a series of errors and program-
ming conditions which will cause the central processor
to trap to a set of fixed locations
Wheneim ds power ooquonemrj signals axflcate e*>
impending ac power toss, o microcoded power-fad
. soQuance a imitated The microcomputer traps to loca-
tion 24 to execute a user's power-down routine. Tras wdJ
make possible on orderly system shut-down
Whon power is restored, the processor can execute one
of four jumper csloctod options.
1 The processor traps to location 24 and executes a
uaardefmed powortip routine to restore the
machine to its state poor to power failure
2. Power-up to a defined location mmemery
a Power-up to the DDT/console firmware routme (this
esBumes that an I/O mta-tace that responds to tha
device address is present;
4 Power-up to a microcode bootstrap program (trns
assumes that the device corresponding to the
bootstrap ra ^ res^nt)
OQT/A8CH conaato reuttea/baotetras all are rewdant
in microcode to provide eutomotic entry mto the debug*
gtng mode, replacement of conventional programmers'
panel lights and switches with any termnal device
generating standard ASCI) codes, and the ability to
automatically commence operation through resident
bootstrap routines
yte praceoatng provides very efficient handling
of 8-tolt characters without the need to rotate, swap, or
mask
84-fcy-10-tnch board contains all of these features
LSM1 System Component}
• /*~ i i
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Expansion Memory Modules
4X tfynamlc rflndom-occca s muunofy MBV11-8 n •
dual-size (6 5-oy-S-mch) read/wnte memory module
utfhzmg dynamic MOS semiconductor memory devices.
Tlta module capacity is 4096 words of 16 bits, with
memory-select circuitry !or operation on 4K address
boundaries Dynamic memory refresh a performed
automatically every 167 milliseconds by microcode on
die microcomputer module
16ft dynamic MOS memcry-MSVI 1-C is a quad-size
(8 5-bv-IO inch) read/write memory module with 16K
words of 16 bits each This module features 4K dynamic
MOS technology internal refresh. 4K bank memory
addresses, and 750 nanosecond cycle time with 390
nanosecond access time There are no special power
requirements and memory contents can be protected in
the event of a power loss by user-implemented battery
back-up power source.
4Xpn iranaM0 readonly mamory-MRVII-AA is a
dual-size (8 S-by 5-mch) field programmable, read-only
module utilizing cither 256 x 4 or 512 x 4 (usible-link
semiconductor devices The module s maximum capacity
is 2048 or 4036 words of 16 bits (depending upon which
device is used), and is expandable in 256- or 512-word
increments This module is configured with 32 sockets
for mounting memory 1C devices of the user's choice
PROM chips can be supplied as an option A pin-
compatible masked ROM chip is available for volume
applications so that the lowest possible cost can be
achieved Board-mounted jumpers enable selection of
the module's address
4K4 dute-e383V11-A is a quad-size
(8.5-by-IO-inch) core, read/write memory module
containing 4098 words of 16 bits, with memory address
selection circuitry for starting operation on any 4K
boundary Core memory provides non-volatile read/write
storage for applications requiring protection against
power losses.
Interfacing Modules
Qartst dm untt-OLVn is a universal asynchronous
receiver/transmitter serial interface module for use
between the LSMi bus and serial devices Una dual-
size (8.5-by-5-mch) module with the following features
• Either optically isolated 20mA current loop or EIA
interface. ---
• Selectable baud rates 50,75.110.1345.150.200.
300, 600.1200,1800.2400.4800.9600
• Jumper-selectable stop trts and data bits
• LSMI bus interface and control logic for interrupt
processing and vectored addressing of interrupt
service routines..
• Interrupt priority determined by electrical position
along the LSMI bus
• Control/status register (CSR) compatibte with PDP-11
software routines CSRs and receiver data buffer
registers directly accessed via processor instructions.
• Plug, signal, and program compatible with PDP-11
DL11-C
Parana! Rrw unlt-ORVII is a general-purpose. 16-bit
parallel interface between the LSMI bus and the user's
peripheral device. It is a dual-size (8 5-by-S-mch)
module with the following features
• 16 diode-clamped data input lines
• 16 latched output lines
• 16-bit word ore-bit byte data transfers.
• Complete device address decoding user-assigned
• LSMi bus interface and control logic for interrupt
processing and vectored addressing of interrupt
service routines.
• Interrupt priority determined by electrical position
along the LSMI bus.
• Control/status registers (CSR) compatible with
PDP-11 software routines CSR and receiver data
buffer registers directly accessed via processor
instructions
• Plug, signal, and program compatible with PDP-11
DR11-C.
• Four control lines available to the peripheral device
for output data ready, output data accepted, input
data ready, and input data accepted logic operations
• Can be used with TTL or DTL logic-compatible
devices
• Maximum data transfer rate of 90K words per second
under program control
• Maximum drive capability of 25 (eel of cable
7- I -
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-Dmm-Bb a quad-size (8.5-bjMO .
Inch) direct memory access interlace module. It requires
two device locations on the bus The interface is pro-
grammed by the processor to move variable length
blocks of 18-bit data words to or from specified locations
in the system memory via the LSI-11 bus. Once pro-
grammed, no processor intervention is required to com-
plete the data transfer The ORV11-B is capable of trans-
fer rates up to 250K. 16-bit word per second, and is
capable of operating in burst modes and byte
addressing.
LSM1 bus foumtetten-OflVI 1-P is a versatile wire
wrap module on a auad-size (8.5-by-lO inch) board.
It requires two device locations on the bus. it contains
a preassembled bus interface logic and can accom-
modate up to 6014-pm ICs
Because the bus interface logic is included, the module
can be efficiently configured by the user to satist/a
variety of device interface logic applications
Backplane/Card Guide Assembly H9270
The H9270 backplane/card guide assembly is * pre-
wired Lol-11 structured backplane based on a standard
DIGITAL four-by-four slot configuration. The H9270
has the following features-
• Designed to accept one microcomputer and up to six
I/O and memory modules
• All LSI-11 bus data, control, and power connections
are prewired on the printed circuit backplane to each
moduie location
Easily implemented, priority-structured I/O bus
system based upon electrical position along the
LSI-11 bus. Device priority levels established by a
daisy-chained grant signal arrangement for interrupt
and DMA requests Placement of modules into the
backplane automatically passes the bus grant signal
to the next lower-pnonty device
Backplane integral with card guide assembly
Mounting capability in all planes
Backplane size 1115 by 2 8 by 110 inches
Power Supply H7 W)
The H700 power supply provides the required dc voltage
and current for the H92 ?a H92 71. or equivalent bock-
plane in the LSI-11 system.
The M780 features.
• +&V±3%.18A(majumum)and+12V±3%.3.9A(inaw-
mum). combined dc power must not exceed 120W.
• Overcurrent/short circuit protection—Output vol-
tages return to ruxmaJaltw removal of overload or
short Current limited to approximately 12 times the
required maximum rating.
• Overvoltaoe protection—>-5V limited to+6.3V
(approximately); •M2Vlimitedto +15V
(approximately). .» .
• Dual primary power configuration—Can be connected
for nominal 115 V. 60 Hz or 230 V. SO Hz input power
• Line Time Clock—A bus-compatible signal is gener-
ated by the power supply for the event (line time
dock) interrupt input to the processor This signal is
either 50 or 60 Hz. depending upon primary power
line frequency input to the power supply
• Power Foil/Automatic Restart—Fault detection and
status circuits monitor ac and dc voltages and gener-
' ate bus-compatible BPOK H and BDCOK H signals
(respectively) to info*™ the LSM 1 system modules
of power supply status Automatic power signal
sequencing is provided.
• Fans—Built-in fans provide cooling for the power
supply and LSM 1 modules contained man adjacent
H9270 backplane.
Expanded Backplane OOV11-B
The DDVl 1 -B without card guide is an expanded ver-
sion of the standard LSM1 backplane for use when
additional LSM 1 opt on module space is required. A
nme-by-four slot sertion of the backplane is LSM 1 bus
structured and will accept one microcomputer, up to 15
option modules and one bus terminator module An
additional nme-by-two slot section of the backplane Is
provided with power connections.
Expander Bo*H909-C
The H909-C expander box provides a most convenient
means for expanding the LSM 1 system Each box
includes the card guide and space tor the DDVl 1-B
and the power supply.
H7SO-h pov.er supply airaa.ed :o me H9270backplane
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> I LSt-11 BUS CONCEPT
The bus tt a ample, fast easy to use interlace between
ISM 1 modules. AD LSMI modules connected to th«
common bidirectional b js structu'e receive me same
interface signal lines A typical system applcation m
when the processor module, memory modules, and
pervheral device interface modules are connected to
the bus a shown m tne diagram.
Gut data and control lines are bidirectional ooen-
couector Imss that are asserted low The bus is com-
posed of 16 date/address lines. 17 corttrol/synchronea-
tion signal lines, and mainten&nce lines.
COMPONENT SIDE UP
1 PAOCESSOP
' POSiTiON?
1 POSITION J
I POSITION 0
POSITION '
POSITION*
POSITION!
B C D
MODULE INSERTION SIOEI
Control signal lines include two daisy-chained grant
signals (four signal pins), which provides a priority-
structured I/O system. The highest priority device is the
module electrically located closest to the microcom-
puter module Higher priority devices pass a grant signal
to lower prior.ty devices only when not requesting
service For example. Module A.'shown in Bus Priority
Structure, is the highest-priority device, and is capable
of interrupting processor operation (when interrupts
are enabled) or executing DMA transfers at any tine
Modules B and C have lower priorities, respectively, and
can receive a grant signal when Module A is not
requesting service Similarly. Mo*.1 "e C can receive a
grant signal when both Modules A and B are not
requesting service
Both address and data words (or bytes) are multiplexed
over the 16-ott bus. For example, during a programmed
data transfer, the processor first asserts an address on
the bus for a fixed time After the address time has been
completed, the processor executes the programmed
input or output data transfer, the actual data transfer is
asynchronous and requires a reply from the addressed
'device Bus synchronization and control signa's provide
this function
Ths processor module is capable of driving six dance
•tots (double-height) along the bus. as supplied. Devices
or memory can be installed m any location along this
bus.
The processor son-board memory address latch and
address decoder addresses both the processor
module s 4K RAM and generates bank-select signals
on the bus.
The bus provides a vectored interrupt interface for any
device. Hence, device polling is not required m enter*
nipt processing routines. This results m a considerable
savings m processing time when many devices requir-
ing interrupt service are interfaced along the bus. When
adevicereceivesaninterruptgrantsignal tne processor
inputs the device's interrupt vector The vector points
to two addresses which contain a new processor status
word and the starting address of the interrupt service
routine for tho deMce
One mput signal (me functions as an external event
interrupt line received on the processor module This
signal line can be connected to a frequency source,
such as a line frequency and used as a real-time inter-
rupt A lumper on the processor module enables or
inhibits this function. When enabled, the device con-
nected to this line has tne highest interrupt priority
external to the processor Interrupt vector lOOg is
reserved for this function and interrupt request v ia tne
external event line causes new PC and PS words to be
loaded from locations 100» and 102«
MASS STORAGE FLOPPY DISK
RXV11
TheRXVll is a dual drive floppy disk with interfece.
it has a capacity of Si 2K words with an average access
time of 483 microseconds and provides unlimited off-
line storage.
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LSI-11 INSTRUCTION SET
SINGLE OPERAND
Mnemonic tmmtcttoo
General
CLR(B) clear
COM(B) complement
INCXB) increment
DECT.B) decrement
NEGIB) negate
TST(B) test
Shhrarjtate
ASR(B) anthmehc shift right
ASUB) arithmetic shift lett
ROR(B) rotate right
ROUB) rotate left
SWAB swap bytes
Multiple Precision
ADQB) add carry
SBC(B) subtract carry
SXT sign e<tend
PS WORD OPERATORS
MFPS move byte trom PS
MTPS move byte to PS
DOUBLE CP5RAND
General
MOV(B) move
CMP(B) compare
ADD add
SUB subtract
PROGRAM CONTROL
* tn mtmm t • tlr>Mifntifucuon
logical
BIT(B)
BIC(B)
BIS(B)
XOR
orttest
bit clear
bit set
exclusive or
CONOmONCODE
CLC clear C
CLV clear V
CLZ
CLN
ccc
SEC
SEV
SEZ
SEN
SCC
MOP
clear Z
clear N
clearance bits
setC
setV
setZ
setN
set all CC bits
no operation
BfAnctl
8R branch (unconditional)
BNE branch if not equal (to zero)
BEQ ' branch if equal (to zero)
BPL branch if plus
BMI branch if minus
BVC branch if overflow is dear'
BVS branch if overflow is set
BCC branch if carry is clear
BCS . branch if carry is set
Signed Conditional Branch
BGE - branch if greater than or equal
(to zero)
BLT branch if less than (zero)
BGT branch if greater than (zero)
BLE branch if less than or equal (to zero)
Unsigned Conditional Branch
8HI branch if higher
BLOS branch it lower or same
BHIS branch if higher or same
BLO branch if lower
Jump ft Subroutine
JMP jump
JSR jump to subroutine
RTS return from subroutine
MARK mark
SOB subtract one and branch (if=0)
Trap A Interrupt
EMT emulator trap
TRAP trap
BPT breakpoint trap
input/output trap
return from intprrupt
return from interrupt
IOT
RTI
RTT
MISCELLANEOUS
HALT halt
WAIT wait for interrupt
RESET reset external bus
FIXED POINT ARITHMETIC (EIS)
Mnemonic Instruction
MUL multiply
GIV divide
ASH shift arithmetically
ASCH arithmetic shift combined
FLOATING POINT ARITHMETIC (FIS)
Mnemonic Instruction
FADD
FSUB
FMUL
FDIV
floating add
tioating subtract
floating multiply
floating divide
fl'7
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LSM1 SOFTWARE
LSMl systems software includes a paper tape software
operating package, a variety of operating systems, pro-
gramming languages, diagnostic software, and special
software options.
The ISM 1 paper tape software (OJV10-AB)
is available as a basic utility package It consists of
an Editor, which allows the user to create and modify
ASCII source files to be used as input to other system
programs, an Assembler, which allows the user to trans-
late assembly language programs into executable
machine-coded programs: a Loader, which allows the
user to input programs end data from various media into
the machine, an On-line Debugging Technique (ODT)
Package, which allows the user to debug assembled
and linked programs, and an Input/Output Executive,
which allows the user to control the (low of data to and
from devices under program control
Rest-Time Operating System RT-11
RT-t 1 is a floppy disk based, single-user, foreground/
background system that can support a real-time job exe-
cution in the foreground and an interactive o.- batch pro-
gram development lob in the background It is a high
performance system which combines fast on-line access
with high level programming language capabilities and
user-beneficial features such as stack processing and
vectored interrupts.
Rosouice-ShtrtneOparvttng System R3X-118
RSX-11S is an execute-only operating system designed
to provide the most efficient resource-sharing environ-
ment for multiple real-time activities without a mass
storage device This operating system features multt-
programming, priority scheduling, contingency exist
and power-fail shut-down and auto-restart -
RT-11 Piooionimtng Language*
MACRO-11. the assembler, provides full macro pro-
gramming capabilities in systems with 8K of memory
It has facilities for maintaining and using a macro library
and performing conditional assembly
Multi-user BASIC is a fast incremental compiler devel-
oped by DIGITAL using a conversational programming
language developed at Dartmouth. It provides on-line
timeshared access to the LSI-11 Several users simul-
taneously can develop programs, enter and retrieve
data, examine files, and communicate it is one of the.
easier programming aids to master, yet it offersextremely
sophisticated techniques tor complex manipulations
and efficient problem-solving
• FORTRAN-IV is an updated, improved version of a
widely accepted scientific problem-solving language
and compiler, contained in 8K words of memory It can
be used to oerform integer, real and double precision
operations Both program execution a«d compilation is
much faster using this version Input and output can be
accessed directly, and all RT-11 monitor functions are
completely accessible through callable subroutines. -
Object programs are put out in run time format without
eny intermediate assembly
PROM Formatter OJV11-CB
This software generates correctly formatted tape from
which a PROM chip can be blasted.
LSMI Paper Tape Diagnostics ZJV01-RB
These tapes test the processor, exercise the memory.
isolate p'obfem modules and exercise the I/O devices.
DEVELOPMENT SYSTEMS.
Development of applications-onented software is a typi-
cal assignment for the PDP-11/03 and 11V03 systems
among original equipment manufacturers building the
LSM1 board set into their products These systems,
integrated with POP-11 software are designed to offer
powerful and flexible computation resources at a low
price
PDP-11/03
The PD°-11/03 is formed by adding tne'oUowmg
elements to the basic LSI-11 microcomputer module
the power supply (including lights, switches and a dua'
fan assembly), standard rack mountable enclosure
measuring ?'* oy 19 by 13 inches. H9270 backplane/
card guide assembly The 11 /03 is available in 4K RAM
(1 IS and 230 volt) and 16K RAM and 4K Core (11 Sand >
230 volt) versions. Each is expandable beyond the basic
configuration by adding the options currently available
as modules with the LSM 1
The PDP-11/03 is designed with a removable front panel
(pop panel) By removing this panel, you expose the
LSI modules and cables for easy removal or replace-
ment from the front The power supply is located on the
right side and has lights and switches attached so that
when the front panel is removed, the lights and switches
remain functional
PDP-11/03 Operating Specifications
Temperature 4t°F to 122°F
Relative Humidity 10% to 95% (no condensation)
Input Voltage
PDP-11/03-AA, BA
POP-11/03-AB. BB
90-132 Vac. 115 Vac nominal.
47-63 Hz
180-264 Vac. 233 Vac nominal
47-63 Hz
Input Power
PDP-11/03-AA. AB.
BA.BB
210 watts max at full load.
190 watts typical at full load
PDP-11V03
Tro Drjp M'.">1 rnn<; •;". O« n POP '1/03 Wh PK 0»
semiconductor read write memory dua: drive (loppy
il ••!< system tprmmator bootstrap mobile with DMA
'L-i'f ,h a VT52 DECsccpe or LA36 OCCwnter II input/
' 'i '.'-.(I" .inM, <• !« IT lOuii'1''C." (.'I with
c ;.vi-i :.s:r ou''on oai^i and uLV11 ser.ai 'me unit
The 11V03 includes RT-11 which is a small, single-user
foreground/background system that can support a real-
time application job's execution rn the foreground and
an interactive or batch program development job in the
background Programming languages supported under
RT-11 are MACRO11. Fortran IV and BASIC
PDP-11V03 Operating Specification*
Temperature
Operating
Nonoperating
(diskettes,
nonoperafcnc,)
Relative Humidity
Operating
Nonoperating
(diskettes)
Magnetic Field
Mechanical
Cabinet size
Weight
Electncal
Input Voltage
PDP-11V03-AA
PDP-11V03-EA
PDP-11V03-AD
PDP-11V03-ED
Input Power
15to32°C(59tQ90°F)
-35 to 60° C (-30 to 140° F)
-35" to 52° C1-30 to 125° F)
20 to 80%
5% to 98%, noncondensmg
10 to 80%. nor ondensmg
less than SO oersteds
2€rHx2B"Ox2V«j"W
205 pounds
100 to 127 Vac. 60 Hz, ±* Hz.
withVT52
100 to 127 Vac. 60 Hz. ±1 Hz.
withLA36
200 to 254 Vac. 50 Hz. ±1 Hz.
with VT52
200 to 254 Vac. 50 Hz. ±1 Hz.
wrthLA36
940 watts max at full load
1 1 V03 with VT52 DECscope
MICROCOMPUTER APPLICATIONS
Configuration flexibility, unparalleled software provi-
sions, and a complete array of interface terminal and
nitrrory ot,ii-jnb n.a^e the LSl-1 1 an ideal addition to
control communication and processing systems
The reliability small size, and cost-savings made pos-
Jsib'o by 'V; L." i- 11 s laro'.'-scjk- intr-qration a«ch.'uc-
t "c can jui,i !y its use in many new applications, in-
cluding those summarized below
/ \
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lag for manual data recording and subsequent keying.
the host computer can provide the inspectors with real-
time trend analysts results to help them spot problems
early.
11V03 with LA36 GECwriter II.
In a Remittance Processing System
The LSI-11 is both economical enough and powerful
enough to be incorporated in a new line of single-user
remittance processing stations Each station has its own
LSM1 v.ithMK words of memory This contrasts with
traditional shared-processor systems that divide their
computer power among a number of operator stations
Due to their greater complexity, these older systems
are often both I/O bound anJ computer bound The
LSI-11 based stand-alone systems avoid this problem,
yet cost less than a shared processor system with the
same number of stations.
In an Ultrasonic Scanning System:
'The LSI-11 serves as the central controller in an ultra-
sonic scanning system that uses high-f rtquency. low
energy, pulsed sound waves to produce cross sectional
views of the human anatomy Unlike X-ray, ultrasound -
can distinguish between different kinds of tissues,
diagnose pregnancy and its abnormalities, and visual-
ize a variety of conditions including tumors, certain
opthalmic lesions, and other abnormalities
In Distributed Process Control:
LSI-11 s are at the heart of a cost-effective distnbuted
process control system that is helping plastic sheet and
film manufacturers make better use of their increasingly
expensive raw materials. LSI-11s control extruders to
minimize set-up times and start-up scrap and to hold
down variations in product thickness The controllers
all report to a supervisory LSI-11. which provides the
real-time operator information and control, and the
centralized management reporting, usually associated
with larger, more expensive systems
In a Voice-Input Terminal System:
The LSI-11 allowed an OEM to develop a less expen-
sive voice mout terminal ihat can reach a mucn »viJor
market than previous terminals of this kind The terminal
accepts the operator s spoken words identities tnem
Irom among hi,, prttr-corcJvd iococh pattnrns and then
relays the data m digital lorm to tna host computer In
industrial plants, for instance, the voice input terminal
allows quality control inspectors to enter data while they
look at and handle work pieces Since there is no lime
In PfOflrummobto Signs
An LSI-1 1 controller is responsible for many of the
programmable signs used In commercial and industrial
applications One OEM's signs display alphanumeric.
graphic, and high-contrast photographic information.
even animated cartoons— in 16.000-pomt dot matrix
formats. A single LSI-1 1 controller drives several signs.
AnotherOEM builds an LSI-1 1 into a stand-alone system
that has practical applications ranging from interactive
graphic design and editing to classroom or other group
visual presentations Both OEMs chose the LSI-1 1
because it could handle the large amount of processing
their systems requiicd In addition, the microcomputer
had the proven hardware and the software development
and debugging tools to make one-of-a-kind applications
practical.
In Processing Color Film:
LSI-1 1 s control a fully-computerized color film process-
ing system for ohotofmishing laboratories. The system
reduces photographic paper waste as much as 50% by
minimizing operator errors, reducing sot-up paper loss,
and providing tighter quality control. The added through-
put saves labor costs and lets photof inishers handle
more volume without having to buy additional color
printers. The system consists of from four to 25 LSI-1 1
controllers linked to a host POP-1 1 /35. which provides
overall control and manages a central data base
LSI-1 } s were ideal for this distnbuted control operation,
according to the OEM. because their local computa-
tional power allows the central 1 1 /35 minicomputer to
handle up to 25 printers at once The LSI-1 1 s software
and system compatibility with the 1 1 /35. as we1! as its
powerful set of 400 basic instructions, was a oig advan-
tage In developing application software
In Computer Numerical Control:
LSI-1 1 s control a new generation of grinding machines
that produce more uniform surfaces and require less
operator intervention than competing machines The
biggest advantage of the new grinding machines is that
their LSI-1 1 controllers can be easily programmed for
maximum productivity in performing a given application
The programmer typically prepares the actual grinding
prograi a and stands by to watch the f iroi workpiece as
It's pro Juced If the programmer «ses a way to simplify.
speed up, or in some other way imorove the process, he
can actually cycle backward and torward through the
program, rewriting and testing as he goes The pro-
grammer can ootirniz" the software ano validota the
results without ever having tc leave the production
floor Hardwired controllers or tape-led controllers lust
don I permr this kind of flexibility
SERVICE AND WARRANTY
LSJ-11 microcomputers are warranted tor 80 days
Return any defective unit during this period and it will
be repaired or replaced without charge
Peat-warranty service can be provided in a variety of
ways, including complete repair through a local
DIGITAL depot, a contract with DIGITAL'S Field Service
Group, or the purchaser's own service organization,
with or without training at DIGITAL
ORDERING INFORMATION
Forf uriher Information on DIGITAL component products,
contact -
Digital Equipment Corporation. Components Group.
One Iron Way. Martborough. Massachusetts 01752 Cat!
800-2254480 toll-free from a30 AM to 5.30 PM our -
time.*
In Canada:
Digital Equipment of Canada Limited. PO Box 11500.
Ottawa. Ontario. K2H 8KB Call (613) 592-5111. ext. 154
In Europe:
Digital Equipment Corporation International (Europe).
81. route do I'Aire. C P 340. CH-1211 GENEVE 26
Call (022)42 79 50
Orty.M«
DIGITAL EQUIPMENT CORPORATION. Corporate Headquarters: Maynard, MassachusAtts 01754, Telephone: (617)
897-5111 -SALES AND SERVICE OFFICES' UNITED STATES-ALABAMA, Huntsvllte • ARIZONA, Phoenix end
Tucson • CALIFORNIA. El Segundo. Los Angeles. Oakland, Rldgecrest San Diego, San Francisco (Mountain View),
Santa Ana, Santa Clara, Stanford, Sunnyva'e and Woodland Hilts « COLORADO. Englewood • CONNECTICUT,
Falrtield and Mertten « DISTRICT OF COLUMBIA, Washington (Lanham, MO) • FLORIDA, Ft Lauderdale and Or-
lando • GEORGIA. Atlanta • HAWAII, Honolulu • ILLINOIS, Chicago (Rolling Meadows) • INDIANA, Indianapolis
• IOWA. Seltendorf • KENTUCKY. Louisville • LOUISIANA. New Orleans (Metafrie) • MARYLAND, Odonton •
MASSACHUSETTS. Marlborough, Walthsm and Westdeld • MICHIGAN, Detroit (Farmlngton Hills) • MINNESOTA,
Mlnneapo'., • MISSOURI Kansas City (Independence) and SI LOJJIS • NEW HAMPSHIRE. Manchester • NEW
JERSEY. Cherry Hill, Fairtteld, Meluchen and Princeton • NEW MEXICO, Albuquerque • NEW YORK. Albany. Buf-
falo (Cheektowaga) Long Island (Huntington Station), Manhattan, Rochester and Syracuse • NORTH CAROLINA,
Durham/Chapel Hill • OHIO. Cleveland (Euclid). Columbus and Dayton • OKLAHOMA. Tulsfl • OREGON, Eugene
and Portland • PENNSYLVANIA. Allentown. Philadelphia (Bluebell) and Pittsburgh • SOUTH CAROLINA, Columbia
• TENNESSEE. Knoiville and Nashville • TEXAS. Austin, Dallas and Houston • UTAH, Sail Lake City • VIRGINIA.
Richmond • WASHINGTON. BeMevue • WISCONSIN. Milwaukee (Brooktleld) • INTERNATIONAL-ARGENTINA.
Buenos Aires • AUSTRALIA, Adelaide, Brisbane, Canberra, Melbourne, Perth and Sydney • AUSTRIA, Vienna •
BELGIUM. Brussels • BOLIVIA La Paz • BRAZIL Rio de Janeiro and Sao Paulo • CANADA. Calgary, Edmonton,
Halifax. London Montreal. Ottawa Toronto Vancouver and Winnloeo • CHILE Santiago « DENMARK. Cooenhanan
• HDLAND HU..IMM • FP..NCL L/on. i_..-i yo'u ond rMris • C. :<1MAN FCOfcHAL HEPUBtIC, Colotjne J-raniiurt.
H , nnurq Hannovor Munich Nuromburrj. Sluiitjarl and Wesi Borlm • HONG KONG • INDIA. Bombay • INDONE-
SIA, DiJkarta • ICELAND, Dublin • I'ALY. Milan, Romo and Turin • IRAN, Tehran • JAPAN. Osaka and Tokyo •
MALAYSIA Ku.V.1 Lumnur ° MEXICO "onco Citv • NETHERLANDS Utrecht • NEW ZEALAND. Auckland and
C!" ••<•• .ncri • r ."" • ' O'.io • "'Jr '-O HICO S "it'irr. . S"JGAP': 'J • S * =0^^ Golh-jnDuro and 5'ocH-
holm • SWITti-B'_AND Conova aiu! Zur ch • UNITED KINGDOM, Birmingham, Bristol, Epsom, Edmbu/g.V Leeds.
Leicester. London, Mnnc^ster and Poncllfg • VENEZUELA, Caracas •
f •< ^
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IMS 9900
Th« 1MB 9900 is a 16-bit HMOS edcroprocMeor cold by Tesua
Inatrmeats Incorporated. It is functionally equivalent to tho SBP 9900,
an I L veralen also manufactured by Taxes Inctruaeate Incorporated.
"Copyright c 1976* by Texas Instruments, Ice. All Rights Beservad.
•
Portions' of the IMS 9900 Microproeenaor Data H«nMflI reproduced with the
permission of Texas Instrunants, Inc."
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1. INTRODUCTION
«»
1.1 OUCftimON
Tht TMS 0900 mrcropocnior • • tmgttctiip 16-tMt etnrrtl proenunj vnrt ICPUI produad utmg I
•ilteorvgit* MOS ttcnnoloi* ItM F«)Uf» II The instruction ut ot th* TMS 9900 •ndaOn tht cjMb 'HIM ollr»»il Irr
fuO irnncomputtn. Tht uruaut immarr-to-mtmorv wchittetutt (•aunt muliio)* nvtttr M*t nt«*nt m m»mo<»
•dMdi (Row l*t<» tttpenw to iiHtrrupu «<d mcmttd ptogxmimng flniaiiiiv Tn» tttutnt but inociurt t>mniiit\
tht MTtttm dttign tllort Tt*M Intnunwnti prmidtt * eomMiipIt ttt at MOS «nd m mttnonr J"d logic lunctron
areutt to bt uwd witti • TMS 9900 ivutm Tht lytttm n fully tuMieritd ov «o<t*«rt mi * compfttt IMOIKIVPHIJ
KEY FEATURES
• IS-BHInunjctionWwd
• Full MmtconwuiM 'initruttan Sti Cvubcliiy Indudma Muflvlv «nd Owrt*
Ad >mc*d Mcmary n>-Wtmorv Arttinictui*
SeptiiM M*no<v I«O. «"0 Inttrruw But Structure*
16 C«n«r«l FUgiinn
\BPnantumttnavpn
2. ARCHITECTURE
TtwnBmo.-v wordot tht TJS9900a 18 bm long Euttwonl it «lv> difowa a }ovtno<B»it TV mutuciom «n
of IrM TMS 8900 «llaiM both von! «nd bvtt opcrtndi Thus, til imrnorv locinem ct» on *wn aldrnt bo jr«u>,n jiui
bvttimmictiomeirinMmiMn(itl«iM«fiarartdDvtt TTwnwmaryQiK* a 65^36 oyta or 37. 768*0(04 Tn««ord
tnd b»t» (otmiti e>* IKOWA M<o»
MMOAV OOIIO lt«(N AMMttO
t.W MSB tta
t I J I J I « I 5 9 10 11 12 13 14 15
•vtnmc
21 REGISTERS AND MEMORY
Tht TMS 9900 tmpigut |iv.lo>pma monorv lo^ntmory trchincturt B'oefci o' mtiinxv dnqntttil 11 <rark)p«a
r*pUeo inttrn*)4urd«ru. .,^ ««'« mlh orog'»m-.tm rtqunri Th* TIMS 8900 n»<imy mtp 11 mown in Figm* 7 Tlir
lirj« 33 Midi m uw* Iw imwnjpi o«c «acn»t. Th» ntn coniiguoul block nl 37 mmx*» *o>4i n UM« Hy tlv-
«it»nd»<5op«fH'On IX'V) irat'uet-ontor titpm. too Tht lit) rwo mtmory worai FFFC|(; mn f FF{ ^  »• uv<1l,»
lie IflO «»-• • o' I * LO'-'j »..'«l Thr >. - - . n-rmo , , (In i,«!•!,•« Ij, ML>I'*"I> .Uli «nrt utivktiuir
r«(i|tfri If OtiirKt tn« ol in* ip*c>«> •>«> miy t «< i" uwd « otntfii m>mo>ir
•t-M
| COIMII
, 1
; <->
f-T
• * <t ^
• i * ~j
m«no»i*|
— • •inunii j
J
' Jj.
I
k«t«l
1
c*u
"r i
r.rtfM
OUT
o
HOUR! I - AACHITECriUIf
MIAMPWiriON MtNOnVCONTIWT
MTtimupT VICTOR*
KW WftWMI TIU» VfCTOfU
pfroaiMM.OATft.ANo
NOftlUMCt RIOISTIRS
egoa
COM
087C
£00
IOAO OlONAt VICTOR
v
we
tut
UVtLOMTlRRUrr
PC itvuourriRRurr
ItVf L « MTIMUffT
K If VII IIMTIRRUPT
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OOHSMATION Of
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IOAO FUNCTION
PC lOADPUaCTION
*MU«t I - MIMOHV «U»
Thtw mmrul regnien «• «cc*uibl< to th* UM> Tn* progfwn counict (PCI conuint (tw (drtrrn of ifw miiutri.no
lollawing th* oi'ttni iraifuction tetng ttecuitd Th.\ trtdtnt » rc<cctncscd bv i(w gtoccutx to trtcn ih> tw>t
iniiiueiion from memory tnd n then (ulofliuicai'v incinnmint Tht itatuf riqitin IS7 ' caniont trie prtwni ttjtr nl
Iht prectitor and will be turthw dttirwl -1 Section 34 Tn* wnkwtcr poime lWP> content iht <ililtm ol ttir I "•
«o<d in th* curtt nily »cli»t m qlawkipKt rtflitmi
* <•" '\pjr.nrjiif liie oceoP-n 16 eon- 7 om m»<",,, <,„,!» ... thr
 wn»,ii rr»-,,..r
•nrktpice rcqiiit' >n<y Hold rut* or dXIrniri •'•I l>.ntt on n onrund irq'itm Acumvi
f «•
cifi oKliett iniot"*
rtojrtttrt. Qurmoj instruction tvtcution, tht orootnor adotann cny t^tott m tht vrorfcttMOB by
nufrtwr to tho contann at nw mrkipct* pomttf and unfitting • mtmcry raqum for th« mvd Th«
OflHXMM.MUMMV
MOKKVACI BIOBTIHO
NORR»«C( RICISTIK IS
TWSG300
u>
W> (AJ
Ml
TT» aortiOK* concoct « pvbeuivly vilutbta clufmgo(artiiaratlutraQuv**conaxt Mrt
am pragrmt timiamrant to •wttw (M in ih» u» ot «n marrupt) or to a MbrautuM. Such *n opttttion. uitng »~
comtntiaiul mulii rtgnw vrtnotfMnt. raquim mat «t teat part of tto conttnti of 0w regitttr Mi b* <:ortd and
rttoaaad A mtmory cyctt it caquircd to nort or fit* each monS By «ict)trV9 th« proaram eountat. ttatut ravittr.
antt «MHkip*o> potnttt. it* IMS 9900 accomplnlwt a oomplat* connit nmttfi •nth only tlic«o store cvcfn and lttr*t
ftich eyelrt. Adit tht umtdi tnt Morktpic* oomttr contaim t*« tuning addrtu of a ntw 16-mxd woriiip*ca in
mamory for UM in tnt ntw routin* A conttponding tirrw lawnj nctun ««ian ttw original conttut it itttorod
Intttucwmi m tht IMS 9900 that rttuit m a conttit Mntdi indud*
1 Branch and Load Woikioac* Pointar (8LWPI
2 Return from SuOrcjtim I RTVfPI
} EiundM Onration IXOPI
Otwea intarruptt. RESET and LOAD alto cautt • contnt nmdi by forcing tht practuor to trap to • time*
tubreutint
INTERRUPTS
TM TKS9900 •mployt 18 mttrrupt l*Mlt with ih« hiqhm.prionty !••«< 0 and IOMM kMct IS Ltwrt 0 it rttanad for
tnt BESCT (unciioo and til olhtf itMlt mty bt uwd tor tmitmct dmctt Tht tittmal Itvtlt may alto bt thand by
taMta datrc* mitiruoit. dtctnding upon tytttrn ftouirtmintt
Th» TMS 9900 cont.i^ ioutrir toinparvt iha mtmvat coot ItCOttuoud* IC3I with th> mttnuot mttk conttinad in
»'at>j 'ft >!«' ''it I? i>"X«in IS W>f" '" f1 f .« nl it-t txrvl.rv) .ntfrruoi < iru ifitn oi «au<i 10 in« enioii>^ mnk
t<fi '^ nti 01 cuuii u»o»i> <ntttruo<i iftt cwocttvx rtcognitn IK* intirrupi and >nnallt a conttil iwiicti
o
of tht eurrtnthi titewtmg Mutructton. Tht proetuor fttehti tut nt* conttit tMP and PC
utttmipt vtctor locator* Thtn. lit* prtnotn eonttit WP. PC. and ST art ftortd m workuMct nqttiot 13 14 anrt IS
rnpactralv. ol tha raw werkiOM*. Tht IMS 0900 Ihtn forcn tht interrupt mat* to • vttut Wi n ont ton tMn if*
tart of tt» mttriittl temg untied, ratpt lo> to»tt nto inMrrupt.wrudt toaot itn> into «t» ma* Tn* a"o»» nor,
tnttm-pfl of hightr priority to inttrruot • wrvtet rouimt Tht eroeraa> Me iMiitntl mwiupit wi»' "w Inn
MMruetMn of Ita Mnnot routint IIM bnn nwund to p»«m>n program hnk*g« ineuM t hqhtr pnoniy mtfiiuni
BOW All mmrupt raquita mould rtmwn «:(»« until raeotnmd by th« oraonux •» th» drxt-drx* tout nr Tlw
nrfwidiul Mrwc* routinn must ntit tht inttrrupt roqunu bflort Iht rovtmt a aomoirtt
II • hiflhtf priority intrrrup! occun t ncond canttxl twitch occur) 10 ttnrtot cht K i^tr prarity wttraoi Wnrn rh«
routint n complete. • return iratruction (HTWPI rntoret the hnt wnriet routint partmtten to tie prnmini t»
eomptttt proetfliflg Of th; lomrtr-priarifv mitrrupt All interrupt tubroulmtt Ptaulr) mrrmutt «'t*> tht inmn
instruction to rtttora origtnal program pirimtttn. Tht inttrrups-mctor (out>on<. Onto amgnmtni mat>l>na-m»A .
»lut. and tht inttrrupi eadt art ihomi m Tatrt* 1. ^ v. . •
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Tht TMS 9900 interrupt mterfict ul.lim itanrJird TTL eompontnn a thorn m P^»rt 3 Note that Ir* tri>r>t or m<
tiltmal inttrruptt a »nglt SN74148 n rtouirtd and lor out enemeJ inttrrupt INTREO u tatd at tnt mtr"..o- »«jn*
with a htrd wutd code ICO through IC3
INPUT/OUTPUT '
Tht TMS 9900 utilim a vcnttitt dirtel rammanKtrnen I/O interact dtwgnattrj a* *« oomrrkimcatiom'rtrittir un.i _
(C.RUt Tht CPU promdn up to 4096 directly atfdrtuablt input bill and 4096 directly addrnutxe outuut c.n Bom
input and output bin can be addrtutd -ndiiriduiHy or in l<rldt ol rrom 1 to 16 bin Tht TMS 9900 tmrxovt threr-
dtdicattd I/O P<nt (CRUIN CRUOUT tnd CRUCLKI and 12 taut (A3 through A14I ol tht oMrru out to mirnacr'
orllfl Tht CRU IVtrfm Tnt procenor imtruenont that driirt the CRU innrlaoi can «*t. rtwt. or tetl an* bit m trw CRU
array or move btt««en >n*mory tnd CRU d«» lieidt
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it S1NOLE BIT CRU OPERATIONS
Tht TVS 9900 o»'torm» thro wnqie-bil CRU function mi bu ITS), ttt bit to one ISBO). *nd MI bit to /tro ISS2)
To otmity in* 01 to M ootriird uoon the TMS 9900 dmlocn « CRU-bit tddms *nd pljcn it on iht jddrtii but. A3
10 AM.
•
For iht two output oparttiora (SBO <fld S02) tht proaaor Hw ararttti • CRUC1K oulw indiutino, en output
optrMion to thtCRUdf «t and plat tot 7 of thcinnmctionwordonthtCR'KMIThnitoKcomphiii ihetotofwd
ootrilnn (bit 7 t * on* tor SSO and * /tro lo< SBZI A Mil bit mtruction trovftn !"• (Wmud CRU bit from tr*
CflUKI input lint to bit 2 of Int illtui r««it!tr (EQUAL)
Th* TMS 9900 iHnlupi • CRU-bit iddrtn ta. tn« onjt^ bit optrniem from rtw CRU-b«» «lditti contuntd in
workipK* rtyutr 12 and Ih* ugned d»ol«c«ntni count contfriwd m bin S through IS 61 tnt inuiuction Th*
«•« two i comohxrwni tddimmq (rotn DJM minui 178 bin irwouc* b*w plut 127 biH Tht bM>
hom WtJ .t «dd«d to tM nqr«d rlnplictmtnt to*cifitd in int imtruct on «nd itM rnult it HuOta onto tnt
trtdrau but. f«f*t* lUutuata int dnttopment of 4 ttnglt-b<t CHU jddnnt.
25 MULTIPLE SIT CRUOPCRATIOMS
TSt TM^ 9900 otr^w-m «K> mult<cii* tut CRU opwatiom »w* eorwnu««niam ftguter (STCRI *nd laid
convnumctiiam 'tqitttt iLOCRl Gotn odKitiuni ptcform * diu lumfn 'torn tnt CRU 10 mtmory or horn
mwnorv t>CRU n illuiumd -n Figure 5 Although int Ityurt illuttnm * full 16-b.t u«mfii opcf Mton «n» numntr of
mti 1iom ) thioueh 16 mjr» t» inirolwd Tht LOCO initrtiaion ftthn t wort Item mtmor" wd riant thiftt it to
«*f«ny tifraftr I *n CRU output tun. If tht LOCH in«ol«tt tifht or tttM> bit! fott bitt corn* from tne rifht (uiiitwd
titid within Iht «MrtiMd Wrir of iht mtmorv word !l iht LOCR in«ol>n nint or mart but HKXC but com* from tnt
• jjni luttifitd )>f<d withM int wxoit memory word When irtmftrrtd to Iht CRU mitrftot. tm.fi tutcni»c bit rtet»tt
<n Mdmi irwt t t*du««tt4iv 7titr tMn tht <ddrtu for Iht prviout bit Th* tddrmng mechtnnm rttutn in en
urtrr rntrul n< •"• out thti n oil IS of Iht memory word (or bit 71 btcomt» tnt lowtti trtdrtturl hi I .n tht CRU
j.il iki 0 lotnrvt 'ht »>9mt jarjrttwd oil <n iht CRU field
An STCR "iit'ucton |.«ntifi« -lit. l>om ii« C"U 10 Tirm/vy I' (ht oit'JI'On n>(i»rt < bye or 'MI van,!,, fh,
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Aa2903
The following material describee eh* Ao2903 four-bit bipolar
i -
ndcroproceueor slica presently being saapled by Advanced Micro Devices.
1h« device la aa extension of An2901A and should be in production later
this year.
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Am2903 is the next generation
*r microprocessor slice.- The
. performs all functions performed
. industry standard Am2901A and,
.tion, provides a number of sig-
*it enhancements that are especially
in arithmetic-oriented processors.
iely expandable memory and three-
•nree-address architecture are
• -.4 by the Am2903. In addition
* complete arithmetic and logic
..•.•tion set, the Am2903 provides
- _al set of instructions which
•.ate the implementation of raulti-
. .on, division, normalization,
*.er previously time consuming
-ons.
~t NOING FEATURES
Register File - Like the
A, the Am2903 contains 16 internal
.'i registers arran^ d in a two-
add'"--^ architecture. But the Ara2903
inc. ••'•es tnc necessary "hooks" to
exp«": tne register file externally
to *•/ number of registers.
in Multiplication Logic - Perform-
,Itiplic-tion with the Am2901A
/«s a fe. external gates—these
are contained on-chip in the
Three special instructions are
tisc'J 1''e unsigned multiplication, two's
copt"'-'uent multiplication, and the
las' • /cle of a two's complement n-ulti-
p!4, »i ion.
B.JI( in Division Logic - The An2?03
cofT» ».'•!» all logic and interconnects
for ••"•'-ution of a non-restoring,
mul>.fJe-length division with correction
Of .... quotient.
3., ./i Kornalization Log\c - The Am2903
car .Itaneously shift tne 0 Register
Jr, | nt in a working rc'/ister. Thus,
•'ia and cVK^nent oi a floating
•an be developed using a
Sir- ricroc -ole per snift. Status
flags indicate when the operation la
complete.
Built-in Parity Generation Circuitry -
The Am2903 can supply parity across the
entire ALU output for use in error
detection and CRC code generation.
Built-in Sign Extension Circuitry - To
facilitate operation on different length
two's complement numbers, the Am2903
provides the capability to extend the
sign at any slice boundary.
ARCHITECTURE OF THE Am2903
The Am."903 is a high-performance,
cascadable, four-bit bipolar micropro-
cessor slice designed for use in CPU's,? 1
peripheral controllers, microprograrroabi%-X
machines, and numerous other applications.
The microinstruction flexibility of
the Am2903 allows the efficient emula-
tion of almost any digital computing
machine. The nine-bit microinstruction
selects the ALU sources, function,
and destination. The Am2903 is cascad-
able with full lookahead or ripple
carry, has three-state outputs, and
provides various ALU status flag outputs.
Advanced Low-Power Schottky processing
is used to fabricate this 48-pin LSI
circuit.
All data paths within the device are
four bits wide. As shown in the block
diagram, the device consists of a 16-
word by 4-bit, two-port RAM with latches
on both output ports, a high-performance
ALU and shifter, a multi-purpose Q
Register with shifter input, and a
nine-bit instruction decoder.
Two-Port RAM
Any t'/o RAM words addressed at the A
and B address ports can be read simul- .
taneously at the respective RAM A and .' ^
B cutpv.' ports. Identical datd appears '
at the two output ports when the sane
address is applied to both address
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A»29tt BLOCK DIAGRAM
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ports. The latches at the RAH output
ports arc transparent when the clock
input, CP, is HIGH and they hold the RAM
output data when CP is LOW. Under control
of the O~CQ three-state output enable,
RAM data can be read directly at the
An29030B I/O port.
External data at the Am2903 Y I/O
port can be written directly into the
RAM, or ALU shifter output data can
be enabled onto the V I/O port and
ent-errrt into the RAM. Data is written
into the RAM at th».- D adoress t»hen
the write enable input, v.£, is LOW
and the clock input, CP, is LOW.
Arith-.ot ic I')?ic Unit
The Am2903 high-perfornance ALU
can perforn seven arithmetic and nine
logic operations on two 4-bit operands.
Multiplexers at the ALU inputs provide
the capability to select various pairs
of ALU source operands. The E& input
selects either the DA external data
input or RAM output port A for use as
one ALU operand and the OED and In
inputs select RAM output port B, OB
external data input, or the Q Register
content for use as the second ALU
operand. Also, during some ALU opera-
tions, zeroes are forced at the ALU
operand inputs. Thus, the Am2903 AtU
co/i operate on c'ata fro.-i two external
sources, from an inter-.al snd exterral
source, or front two internal sources.
Table I shows all possible pairs of
ALU -sourc-j operands as a function o:
the EA, or.Q, and IQ i.-puts.
When instruction bits 14, I], 12, II,
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AID OPERAND SOURCES
EA I0 OEB
L L L
L. L H
L B X
H L L
H L B
R B X
ALU OPERAND R
RAH Output A
RAM Output A
RAM Output A
DA0-3
DA0-3
0*0-3
ALU OPERAND S
RAM Output B
Mo-3
Q Register
RAH Output B
OB0-3
0 Register
L - LOW H - HIGH X - Don't Cace
TABLE I
and IQ are LOW, the Am2903 executes
special functions. Table 4 defines
these special functions and the opera-
tion vhich the ALU performs for each.
When the An2903 executes instructions
other than the nine special functions,
the ALU operation is determined by
instruction bits 14, 13, 13. and Ij.
Table 2 defines the ALU operation as
a function of chese four instruction
bits.
Am2903's may be cascaded in either
a ripple carry or lookahead carry
fashion. When a number of Am2903's
are cascaded, each slice must be
programmed to be a most significant
slice (MSS), intermediate slice (IS) ,
or least significant slice (LSS) of
ALU FUNCTIONS
I«IJl2U
L L L I.
L L L H
L L II L
L L H H
L H L I.
L H L H
L H H L
L H H H
H L L L
II I. L H
H L H I.
H L H II
•
'i " : M
ll ri rl L
Hex Code
0
1
2
1
«
S
6
7
8
9
A
8
i.
0
E
KM Functions
IO*L 1 Soeclal Functions
IO = M 1 t'i'HICII
F»S Minus R Minus I Plus Cn
-F«R Minus S Minus 1 Plua Cn
F«R Plus S Plus Cn
F-S Plus Cn
F'S Plus Cn
F-R Plus Cn
F-R Plus Cn
Pt-U)W
FI-RJ AND St
FI-R, EXCLUSIVE OR St
F,-R, EXCLUSIVE OR S,
f j -tt / . . a.
FL-B% '.OF SY
T l-» l NA'.D Si
C'
L « U.W . o to J
the array, The'carry_generate, G.
and carry propag&te, P, signal*
required for a Icokahead carry scherae
are generated by the Am2903 and are
available as outputs of the least
significant and intermediate slices.
The A02903 also generates a carry-out
signal, Cn+4* whicn is generally avail-
able as an output of each slice. Both
the carry-in, Cn» and carry-out, Cn+4,
signals are active HIGH. The ALU
generates three other status outputs.,
These are si.cn. Si overflow. OVR; and
zero, Z. The S output is generally
the most significant (sign) bit of
the ALU output and can be used to
determine positive or negative results.
The OVR output indicates that the
arithmetic operation being performed
exceeds the available two's comple-
ment number range. The S and OVR
signals are available as outputs of
the most significant slice. Thus,
the multi-purpose C/S and F/OVR outputs
indicate 5 ~nd P* at the least signifi-
cant and intermediate slices, and sign
and overflow at the nest significant
slice. I is an open-collector input/
output pin and can be wire OR'ed
between slices. As an output, ic
generally indicates that the Vo-3
outputs are all LOW and can be used
as a zero detect status flag. To
some extent, the meaning of the Cn*-4,
F/OVR, S/S, and Z signals vary with
the ALU function being performed.
Refer to Table 5 for an exact defini-
tion of *-hese four signals as a function
of the ' .903 instruction.
ALU Shifter
Under instruction control, the ALU
shifter passes the AL'J output (FT
non-shifted, shifts it up one bit posi-
tion (2F),or shifts it dcwn one bit
position (F/2). Both arithmetic and
logical shift operations are possible.
An arithmetic shift operation shifts
data around the most significant (sign)
bit position of the most significant
slice,and a logical shift operation
shifts data through this bit position
(see Figure A). SIOo and 5103 arc
bidirectional serial shift inputs/
outputs. During a shift-up operation,
SICo is tjcno rally a son.il bluJ1- i---.it
and SI03 a serial shift output. Djnncj
a shiit-down operation, SIOj is gener-
ally a serial shift input and SIOo
a serial shift output.
To some extent, the meaning of t'.e
SIOo and SIOj signals is instruction
m
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NguntA.
dependent. Refer to Tables 3 and 4 for
an exact definition of these pins.
The ALO shifter also provides the
capability to sign extetid at slice
boundaries. Under instruction control,
the SIOo (sign) input can be extended
through YD, Yl, Yj, ¥3 and propagated
to the 8X03 output.
A cascadable, five-bit parity
generator/checker is designed into
the Am2903 ALU shifter and provides
ALU error detection capability. Parity
for the FO. PI. Fj, F3 ALU outputs
kand 5103 input is generated and,
"under instruction control, is made
available at the SIOo output. Refer
to the Am2903 applications section for
a more detailed description of the
Am2903 sign extension and parity genera
tion/checking capability,i
The inotruction inputs deter-
mine the ALU shifter operation.
Table 4 defines the special functions
and the operation the ALU shifter per-
forms for each. When the An2903
executes instructions other than
the nine special functions, the ALU
shifter operation is determined by
instruction bits Ig^ I^ Is. Table 3
defines the ALU shifter operation as
a function of these four bits.
Q Register
The 0 Register is an auxiliary four-
bit register which is clocked on the
LOW-to-HIGH transition of tne CP input.
, It is intended primarily for use in
multiplication and division operational
however, it can also be used as an
accumulator or holding register for
some applications. The ALU output, F,
can be loaded into the Q Recuster,
and/or the Q Register can be selected
as the source for the ALU S operand.
The shifter at the input to the Q
Register pro-'ides the capability to
shift the Q Register contents up one
bit position (2Q) or down one bit
18*7*615
L !. L L
L L L H
L L H L
L L H H
L H L L
L H L H
L H H L
L H H H
H L L L
H L L H
H L H L
II L H H
H H i L
H H L H
i H H H L
H '1 H H
Hex
Coda
0
1
2
3
«
5
«
7
8
9
A
B
C
0
C
F
ALU Shifter
Function
Arith. F/i-»Y
Log. F/2-»Y
Arx in. F/2-»Y
tog. F/2-»Y
F-»Y
F-tt
F-»Y
F-»Y
Arith. 2F-*Y
Log. 2F-*V
Arith. 2F-»Y
Loq. 2F-»Y
F-»Y
F-»Y
S:OO- B^.YI.Y}.Y,
F-*Y
SIOo
FO
FP
FO
rn
Parity
Parity
Parity
Parity
Input
Input
Input
Input
Z
z
Input
Z
SIO
HOOt Si<J.
Slice
Input
Input
Input
Input
Input
Input
Input
Input
FZ
Fl
FZ
F]
Fj
F)
SI00
P3
1
Other
Slices
Input
Input
Input
Input
Input
Input
Input
Input
Fj
Fj
Fj
Fj
Fj
F)
SI00
Fj
WRITE
L
L
L
L
L
H
H
L
L
L
, L
L
H
H
L
L
Q Reg i
Shifter
Function
Hold
Hold
tx>g. 0/2-*0
Log. 0/2-W
Hold
Uxj. 0/2-»0
F-»Q
F-»Q
Hold
Hold
log. 20-»0.
Lo<). 20-W
Hold
Loq. 20. -»0
Hold
Hold
QIOo
Z
Z
Co
o0
z
*o
z
z
z
z
Input
Inr-ut
:
Ii put
t
Z
010}
z
z
Irput
Input
Z
Insut
£
Z
Z
Z
o>
Ol.
z
Oi
o
» i
TABLE 1:
Parity • FjVFjVFiVQVSIOj
L • LOW H • MICH
ALU DESTINATION CO«.T!»OL FOR I
V « Exclu-.iv.' OR
Z • Hl«Jh I-piJanca
i) or Ii or Ij or Ij or Ij • HIC", Tn • LOW
L L
IT
LH
i rii
F
H »
NTH'
WT"
*
. X
. L
. H
Rex.
ftyta
0. 1
2.1
4
S
. X .6, 7
'
SpscUl
Function
Unsigned Hiltiply
i
AU) Function
r-S«cn if I-L
t-*OS«Cn lf **H
TVO'S Cnplmnt F«S«Cn if I-L
natiply lF-R+S*Cn if Z-H
Xncrenent by |F-S»l«Cn
One or Two
Slgn/Magnitude-
Tuo's Complement
Two's Carplencnt
Multiply.
Collection
F<*C. if I-L
F^«Cn if Z-H
F-S«Cn if Z-L
F-S-R-Kn il Z"**
/ .8. 9,Sinqle Lennth 'F-SK^
I iuormali:e |
. X A. B Double Length F-S*Cn
'ttanwllie «nd * '
'First Divide Op. ;
' C, 0 Two's Ccnplorent
Divide
'
 <>f
r-S«R+Cn if Z-L
F-S-R-l«Cn If :>H
-E. F' two's OonplaiBnt ir^»r«Cn if I-L
•Divide, Correction F-S-R-l«Cn if S-H
•and Remainder i
Ml) Shifter
Function
Log. F/2-+Y
(Note U
Log. F/2-4Y
(Mote 2)
F-»»
F-»V
(Kate J)
Log. F/I-»Y
(Note 2)
Log. 2F-»Y
Log. 2F-+Y
F-»Y
SIOo
FO
TO
Parity
Parity!
TO
SH),
Hast Slg.
Slice
Z
z
Input
Input
1
1 • F,
1
Input RjVFj
Input . RjVFj
I ', Fj
1
Other
Slices
Input
Input
Input
Shifter
Function
Log. U/2-H
Log. u/2-M}
H014 .
Input ,Hold
1
Input log. -V2-W
F] Log. 20-K)
Fj .Log. 20-W
F] Log. 23-ra
'J Log. 2Q-*Q
OIOo
00
00
Z
z
QD
Input
Input
Input
Input
QIC)
Input
Input
Z
ass
L
L j
1
L
Z I L ,
i
input •• •1
o, ; L ^
Ol
Oj
L ;
L ,
Oj k •
i
•fH II - lUQi X • Don't Care : - High Inpcdance V • Exclusive en Paritv • SICh.TWVT'VTO
At Uw fnoat significant slice only, the Cn*4 signal is internall-' gated *n the Yj output.
* At the most significant slice only. Fj V OVR is internally gated to the ¥3 output.
J: Xt the oont significant slice only, Sj v OVR ia gmierated at the Yj output.
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on
 (0/2). Only logical shifts
i^rformed. OIOo and QIO3 are
' •-•.•tion»l -shift serial inputs/
. During a Q Register shift-
Jtion, QIOo is a serial shift
-
 dnd
 QIO3 is a serial shift output.
V d shift-down operation, QIO] is
al shift input and QIOo is a
- shift output.
D,,. . le— length arithmetic and logical
sn,». na capability is provided by
tho '>-. <905. The double-length shift
is : • •'ormcd by connecting QI03 of
tr»>" jt significant slice to SIOo of
tho .--ist significant slice, and
ox*" • nr} an instruction which shifts
bo ALU output and the Q Register.
T> -J Register and shifter are con-
-', . '•••~i->.'s t ho AM^OOI sp««ci.il
,"-,' 't-r mil shi'tor porforn tor
•» " . -I..- •,"•..'• 1 \ «v. c - l t . • II. .l-UO-
t> •• r tlijn i In* r.i PI- Miivi.il tu K--
t|, . 'j 3c>jiJior ard shittor operation
f. '• - - - 'v
I8I7I6I5- Table 3 defines the Q
Register and shifter operation as a
function of these four bits.
Output Buffers
The OB and Y ports are bidirectional
I/O ports driven by three-state output
buffers with external output enable
controls. The Y output buffers arc
enabled when the OEy input is LOU and
are in the high-impedance state when
OEv is HIGH. Likewise, the OB output
buffers are enabled when the OTjj is
LOW and in the high-impedance state
when OT is HIGH.
Instruction Decoder
The Instruction Decoder generates
r^'-iir-'.! int-:n.\l control su-rjlb ,\s
.» lunrtion ot the nine Instruction
inputs. _lj)-8' thc_lnstructxon Enable
inpu_t_, ir'V; the LS!> input: and t*»e
I Fr .".• • i nj>Jt/<^ut out.
b.f»
The WRITE output is LOW when an
instruction which writes data in:o
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the RAM Is being executed. Refer
to Tables 3 and 4 for a definition of
the WRTfE output as a function of tho
Aa>2903 instruction inputs.
When TEN is HIGH, the RsffTE output
is forced HIGH and the Q Register and
Sign Compare Flip-flop contents a g e ^
preserved. When 1ST is LOW, the WRITE
output is enabled and the Q Register
and Sign Compare Flip-Plop can be
written according to the An2903 instruc-
tion. The Sign compare Flip-Flop is
an on-chip flip-flop which is used
during an Am2903 divide operation (see
Figure B) .
Programming the An>2903 Slice Position *""\
Tying the E§S input LOW programs the
•lice to operate as a least significant
slice (LSSI and enables the WRITE
output signal onto the WRITE/MSS
bidirectional I/O pin. When LSS is
tied HIGH, the WRITE/M5S pin becomes
an input pin; tying the WRITE/MSS
pin HIGH programs the slice to operate
as an intermediate slice (IS) and
tying it LOW programs the slice to
operate as a most significant slice
•(MSS).
(Hn) mat) Cl(i«0 to (i-« (0 1)
F/am
Mast Slq.
Slion
Os
Hast Stg.
Slice Slices
>t»t sig.
Slum
IntatmdUt*
silos
»i<).
Slice
C.VKV,
7,7^ 7,
CWCn
CWCn
CWCn YoYlYjYj
CVPCn
PI'"- YoYlYjfl
0. 1 0 If £-(.PlAS( if
i If Z-L
if Z CVTCh If«Ut Input
2. 1 0 if t*bkf
S. if I-L
tf I tntut J Input
SmNote 1
Si if Z-L
, it l*tl
Fj if 2>L
If Z
Input Input
0 if t«U
«,•$[ u if Z-LZ-H ft.VS. If Z' Input Input
*. » See Una I 000,0s),
A. B See Note 4 See MXo S tttu
C, 0
e. P
BJ'S, ifB \ S I if S.L if :«i CMIf I'M, Siqn CairurefT autpu£
R|\Si If
»f »f Iif Z«H|
Input
Slan
n output Input Input
tT 1
•m i
t, • UM • 0
p • PiPipjPo
I! St It VW I'-, •
!t :.„ 11 MIDI. C,
tt uS it UM P) •
:f -H ii i(: ;i. r.
AB. ••* •» «i *. Tut
At otter ali..-e». C,
M • H1OI • 1
r> • c
V -OR A - A M ) V • CO.TI&IXT OA
** uil Ol
> | . , M the ro»t >inntfiea/it ilicr, 0 .^4At oU»r liters. Cm4 • O-TCn
Si Z •
t.vncn
«, c .4
TXBtf
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Am2903 SPECIAL FUNCTIONS
The Am2903 provides nine Special
Functions which facilitate the imple-
mentation of the following operational
'Single-and Double-Length Normalization
'Two's Complement Division
'Unsigned and Two's Complement Multi-
plication
'Conversion Between Two's Complement
and Sign/Magnitude Representation
* Incrementation by One or Two
Table 4 defines these Special Functions.
The Single-Length and Double-Length
Normalization functions can be used
to adjust a single-precision or double-
precision floating point number in
order to bring its mantissa vithin a
specified range.
Three Special Functions which can
be used to perform a two's complement,
non-restoring divide operation are
provided by the Am2903. These functions
provide both single- and double-precision
divide operations and can be performed
in "n" clock cycles, where "n" is the
number of bits in the divisor.
The Unsigned Multiply Special Function
and the two Two's Complement Multiply
Special Functions can be used to
multiply two "n" bit, unsigned or
two's complement numbers, respectively,
in "n" clock cycles. These functions
utilize the conditional add and shift
algorithm. During the last cycle of
•. • o'--pK--i-r.t milt iplic.i tion. a
e3.-!it:on»l subtraction, rather than
i., 'ititn, n purformeJ because th«i si>>n
lii* •){ *ht« multiplier carries negative
number representation systems. A
number expressed in Sign/Magnitude
representation can be converted to
the Two's Complement representation,
and vice-versa, in one clock cycle.
The Increment by One or Two Special
Function can be used to increment an
unsigned or two's complement number
by one or two. This is useful in 16-
bit word, byte-addressable machines,
where the word addresses are multiples
of two.
Refer to Am2903 applications section
for a more c?'tailed description of
these Special Functions.
PIN DEFINITIONS
An_3 Four RAM address inputs which
contain the address of the RAM
word appearing at the RAM A
output port.
Bn-3
EA"
The Sign/.Mannituae-Two'3 Complement Cn
;M
• •••*• •••^••^••w^ii iv Mv*wT « »f\/ a wunLj i unic  t
Special Function can be used to convert
Four RAM address inputs which
•contain the address of the RAM
word appearing at the RAM 8
output port and into which new
data is written when the WE
input and the CP input is LOW.
The RAM write enable input. If
WE is LOW, data at the * I/O
port is written into the RAM
when the CP input is LOW. When '
RE* is HIGH, writing data into
the RAM is inhibited.
A four-bit external data input
which can be selected as one
of the Am2903 ALU operand
sourcesi DAo is the least signi-
ficant bit.
A control input which, when HIGH,
selects DAo- 3 *nd, when LOW,
selects RAM output A as the ALU
R operand.
A four-bit external data input/
?n«!wt'o»Sinder cont«>l of the OEjJinput, RAM output port B can be
directly read on these lines, or
input data on these lines can be
selected as the ALU S operand.
A control input which, when LOU",
enables RAM output B onto the
DBo-3 lines and. when HIGH,
disablor. tne RAM output B t- 1-
state buffers.
The carry-in input to the Aa290J
JLU.
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Ift.a tn« nine instruction inputs
used to select the Am2903 ors*i-
tion to be performed.
IEN The instruction enable input
which, when LOW, enables the
WRITE output and allows the 0
Register and the Sign Compare
flip*flop to be written. Mhen
TEH ia HIGH, the WHITE output
is forced HIGH and the 0
Register and Sign Compare flip-
flop are in the hold mode.
Cn+4 This output generally indicates
the carry-out of the Am2903
MM. Refer to Table S Cor an
exact definition of this-pin.
5Vs A atulti-purpose pin which _
indicates the ca.rry generate, G>
function at the least significant
and intermediate slices, and
generally indicates the sign,
S, of the ALU result at the most
significant slice. Refer to
Table 5 for an exact definition
of this pin.
P/OVR A multi-purpose pin which indi-
cates the carry propagate, P,
function at the least signifi-
cant arid intermediate slices,
and indicates the conventional
two's complement overflow, OVR,jignal at the most significant
slice. Refer to Table S for
an exact definition of this
pin.
t An open-collector input/output
pin which, when HIGH, generally
indicates the YQ-3 outputs are
all LOW. For some Special
Functions. 2 is used as an input
pin. Refer to Table S for an
exact definition of this pin.
SIQo» Bidirectional serial shift
SJOj inputs/outputs for the ALU
shifter. During a shift-up
operation, SIOo is an input
and SIO3 an output. During a
shift-down operation, 8X03 is
an input and SIOo is an output.
Refer to Tables 3 and 4 for an
exact definition of these pins.
QXOQ, Bidirectional serial shift
0103 inputs/outputs for the Q shifter
i»hicr. ororate Uko SIOo »nti GIOj.
Refer to Tables 1 and 4 for an
exact definition of these (.ins.
Li,s An input pin which, uhrn tied
LOW, programs the chip to Act
as the least significant slice
(LSS) of an Am2903 array and
MSS
Yfl-3
OEy
CT
•nablas the WHITE output onto
the wHITC/flS? pin. When LUST ~
is tied HIGH, the chip is pro-
grammed to operate as either an
intermediate or most significant
Alice and the WRITE output
buffer is disabled.'
When ESS is tied LOW, the
output signal appears at thia
pin; the WRITE signal is LOW
when an instruction which writes
data into the RAM is being
executed. When LSS is tied
HIGH, RRTCE/RS5 is an input
pin; tying it HIGH programs
the chip to operate as an
intermediate slice (IS) and
tying it LOW programs the chip
to operate as the most signi-
ficant slice (MSS) .
Four data inputs/outputs of
the Aro2903. Under control of
the OEy input, tha ALU shifter
output data can be enabled onto
these lines, or these lines
can be used as data inputs when
external data is written directly
into the RAM.
A control input which, when
LOW, enables the ALU shifter
output data onto the Yo-3
lines and, when HIGH, disables
the Y()-3 three-stato output
buffers.
The clock input to the Am2903.
The 0 Register and Sign Compare
flip-flop are clocked on the
LOW-to-HIGH transition of the
CP signal. When enabled by BE, .
data is written in the RAM
when CP is LOW.
Ara2903 APPLICATIONS
The Am2903 is designed to be used in
microprogrammed systems. Figuis 1
illustrates a recommended architecture.
The control and data inputs to the
An2903 normally will all come from
registers clocked at the same time as
the Am2903. The register inputs come
from a ROM or PROM—the "microprogram
store". This memory containa sequences
of microinstructions which apply tho
proper control signals to the Am290J's
and other circuits to execute the
desired operation.
1 The address lines of the micropro>-iran
store arc driven from «-,ie Am2V10 Micro-
program Sequencer. Th.s device has
facilities for storing an address,
)
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Figura 1. Tvpied Mieroprojwn ArchiUctun
incrementing an address, jumping to
any address, and linking subroutines.
The Am2910 is controlled by some of
the bits coming from the microprogram
store. Essentially, these bits are the
"next instruction" control.
Note that with the microprogram
register in between the microprogram
memory store and the Am2903's. a
microinstruction accessed on one
cycle is executed on the next cycle.
As one microinstruction is executed,
the nexc microinstruction is being
read from microprogram memory. In
this configuration, system speed
is improved because the execution tine
in the Am2903's occurs in parallel
with the access time of the micro-
program store. Without the "pipeline
register", these two functions must
occur serially.
Expansion of the Am2903
The Am2903 is a four-bit CPU slice.
Any number of Am2903's can be inter-
connected to form CPU's of 8, 16, 32,
or more bits, In four-bit increments.
Figure 2 illustrates the interconnection
of four Am2903's to form a 16-bit CPU,
using ripple carry.
With the exception of the carry inter-
connection, all expansion schemes are
the same. The QIOj and SIOj pins
are bidirectional left/right shift
lines at the MSB of the device. For
all devices except the most significant,
these lines are connected to the
QIOo and SIOo pins of the adjacent
more significant device. These con-
nections allow the Q Registers of all
Am2903's to be shifted left or right
as a contiguous n-bit register, and
also allow the ALU output data to be
shifted left or right as a contiguous
n-bit word prior to storage in the RAM.
At the LSB and MSB of the CPU, the
shift pins should be connected to a
shift multiplexer which can be con-
trolled by the microcode to select
the appropriate input signals to the -,
shift inputs.
Device 1 has been defined as the
least significant slice (LSS) and its
£ss pin has accordingly been grounded.
The Write/Most Significant Slice
(WRITE/M&S) pin of device 1 is now-
defined as being the Write output,
which may now be used to drive the
write enable (WE) signal common to
the four devices. Devices 2 and 3 are
designated as intermediate slices and
hence the LSS and WRiTE/flSS' pins are
tied HIGH. Device 4 is designated
the most significant slice (HSS) with
the LSS* pin tied HIGH and the WRITE/
OU1
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R35 pin held LOW. The open collector,,
bidirectional Z pins are tied together
for detecting zero or for inter-chip
communication for some special instruc-
tion. Th«s carry-Out (Cn+4) ia connected
to the Carry-In (Cn> of the next chipin the case of ripple carry. For a
faster carry scheme, an Am2902 may be
employed (as shown in Figure 3) such
that the G and P outputs of the Am2903
are connected to the appropriate G
and P inputs of the Am2902, while the
Cn+x» Cn+y. and Cn+s outputs of the
Am2902 are connected to the Cn input
of the appropriate Am2903. Note that
G/S and P/OVR pin functions are device
dependent. The most significant slice
outputs_S andjDVR while all other slices
output G and P.
The TEN pin of the Am2903 allows
the option of conditional instruction
execution. If IEN is LOW, all internal
clocking is enabled, al'.owinq the
latches. RAM, and Q Register to function.
If IEN is HIGH, the RAM and 0 Register
are disabled. The RAM is controlled
by IEN if RE is connected to the ff&TfE
output. '
It would be appropriate at this point
to mention that the Am2903 may be micro-
coded to work in either two- or three-
address architecture modes. The two-
address modes allow A+B-»B while tha
three-address mode makes possible A+S-*C.
Implementation of a three-address
architecture is made possible by
varying the timing of IEN in relation-
ship to the external clock and changing
the B address as shown in Figure 4.
This technique is discussed in mora
detail later in this paper.
The Am2903 computes parity on a chosen
word when the instruction bits I$.g
have the values of 4\$ to ?X6 *° shown
in Table 3. The computed parity is
the result of the exclusive OR of the
individual ALU outputs and SIOj. Parity
output ia found on SIOo- Parity
between devices may be cascaded by the
interconnection of the SlOg and SIOj
ports of the devices as shown in Figure
3. The equation for the parity out,tut
at SIOo port of the device 1 is given by
Fi«u>* 4 He Ijnomhip of iTS jnd C.ock C J'mj Two <nd Thi«« Modtt
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Figure 5. Sign Eiund
Sign Extend
Sign extend across any number of Am2903
devices can be done in one microcycle.
Referring again to the table of instruc-
tions (Table 3), the sign extend
instruction (Hex instruction E) on I$-g •
causes the sign present at the SIOo
port of a device to be extended across
the device and appear at the SIOj oort
and at the Y outputs. If the least
significant bit of the instruction
(bit 15) ia HIGH, Hex instruction F
is present on Ij-e* cor- j-.iding a shifter,
pass instruction. At this time, F3 of
the ALU is present on the SIOj output
-pin. It is then possible tu control the
extension of the sign across chip boun-
daries by controlling the state of 15
when I6_8 are HIGH. Figure S outlines
the Am2903 in sign extend mode. With
I*5_8 held HIGH, the individual chip sign
extend is controlled by l^a-d- If» for
example, Isa and 155 are HIGH while I$c
and Isd are LOW, the signal piesent at
the boundaries of devices 2 and 3 (F3 of
device 2) will be extended across devices
3 and 4 to the SIOj pin of device 4.
The output of the four devices will be
available at their respective Y data
ports. The next positive edge of 'he
clock will load the Y outputs into the
address selected by the B port. Hence,
the results of the sign extensirn is
stored in the RAM.
SPECIAL FUNCTIONS
When Io-4"0, the Am2903 is'in the
-•. -: il F-ir'-'ion -ioo<'. In this -ode,
botu. th* sourer and destination are
control lod by I^ .jj. "he Special
Functions are in essence special micro-
.-. •r.-t.o-'; tl..»t are n->««d *.o r< ijei-
Is" :.j -ci-r cr -ucrocyclcs r.».*f«Jc«i t'->
execute cert.un functions in the AT 290J.
Kor.inalizati.on, Single- and Double-Length
Normalization is used as a means of
referencing a number to a fixed radix
point. Normalization strips out all
leading sign bits such that the two
bits immediately adjacent to the radix
point are of opposite polarity.
_ Normalization is commonly used in
auch operations as fixed-to-floating
point conversion and division. The
Am2903 provides for normalization by
using the Single-Length and Double-
Length Normalize commands. Figure 6a
represents the Q Register of a 16-bit
processor which contains a positive
number. When the Single-Length Normal-
ize command is applied, each positive
edge of the clock will cause the bits
to shift toward the most significant
bit (bit IS) of the Q Register. Zeros
are shifted in via the QIOo port. When
the bits on either side of the radix
point (hits 14 and IS) are of opposite
value, the number is considered to be
normalized as shown in Figure 6b. The
event of normalization is externally
indicated by a HIGH level on the Cn+4
pin of the most significant slice.
OMtaiinli
*|M ii
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There are also provisions made for a
normalization indicadon via the OVR pin
o.ie microcycle before the aame indication
is available on the C.t+4 pin. This is
for use in applications that require a
stage of register buffering of the
normalization indication.
Since a number comprised of all zeros
is not considered for normalization,
the Am2903 indicates when such a condi-
tion arises. If the Q Register is zero
and the Single-Length Normalization
command is given, a HIGH level will be
present on the Z line. An unnormalized
negative number (Figure 7a) is normalized
in the same manner as a positive number.
The results of single-length normaliza-
tion are shown in Figure 7b. The device
interconnection for single-length
normalization is outlined in Figura 8.
During single-length normalization,
shift counting may occur in an internal
register.
Normalising a double-length word can
be done with the Double-Length Nomialize
command which assumes that a user-
selected RAM Register contains the
most significant portion of the word
to be normalized while the Q Register
holds the least significant half
(Figure 9). The device interconnection
for double-length normalization is
shown in Figure 10. The Cn+4> OVR, S,
and Z outputs of the most significant
slice perform the same functions in
double-length normalization as they did
in single-length normalization except
that Cn+4».OVR, and s are derived from the
output of the ALU of the most significant
slice in the case of double-length
normalization, instead of the Q Register
of the most significant slice as.in
single-length normalization. A high-
level Z line in double-length normali-
zation reveals that the outputs of the
ALU and 0 Register are both zero,
hence indicating that the double-length
word is zero.
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When double-length r.',rrali.zation is
being performed, ahifr; counting is
done either with an e/*.ra nicrocycle
or with an external co.nter.
the same name. This command is quite
useful in the case of byte addressable
words. Referencing Figure 12, a word
may be incremented by one if Cn is LOW
or incremented by two if cn is HIGH.
Sign Magnitude, Two's Complement Unsigned Multiply
Conversion _. . .
These Special Functions allow for easy
As part of the special instruction set, implementation of unsigned multiplica-
le Am2903 can conver-. between two's txon. Figure 13 is the unsigned multith
complement and Sign/.-'-iinitude repre-
sentations. Figure 11 illustrates the
interconnection needo'i for sign
magnitude/two's compl'-~*nt conversion.
The Ca inpot of device- 1 is connected
to the Z pin. The si'jn bit (83 MSS)
is brought out on the Z line and informs
the other ALO's if th».- conversion is
being performed on a r.'.">ative or posi-
tive number. If tr.o r «nf<».r attempted
to be converted is th«- mo^t negative
number in two's compl'-nent (i.e.,
100 ... 00 (-2n)l, an overflow indi-
cation will occur. This is because
-2n is one greater th-jn a-iy number that
can be represented in ai<*n magnitude
notation and hence an .itfmptcd conver-
sion to sign nagnitu'K- from -2" will
cause an overflow. w.'i«-n converting
minus zero in sign m-vinitude notation
(l-j . . .0) to t--.' • ' : !•-or.t
piv.atson. the corrcc' r--."lt is obtaineJ
(0 . . .0).
multiply
T *. or 'I '•
tal ion by ^ n'* "r Two IS made
possible cy tue Si. ^ i "I run«:tion of ftgutt 13 Unnqntd Mulliptv f ^ jwchjrt
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Figure 14. Multiply
flow chart. The algorithm dictates that
initially the RAM word addressed by
Address port B be zero, the multiplier
is in the Q Register, and the multipli-
cand .in the register address by Address
port A, If the Q Register or the
register addressed by the A port is zero,
the multiplication can be aborted. If
both registers are non-zero, unsigned
multiplication may then proceed.
When the Unsigned Multiply command is
iven, the Z pin of device 1 becomes an
utput while the Z pins of the remain-
ing devices are specified as inputs as
shown in Figure 14. The Z output of
device 1 is the same state as the least
significant bit of the Q Register
during the Unsigned Multiply instruc-
tion; therefore, the Z output of device
1 informs the ALU's of all the slices,
via their Z pins, to output the sum
of the partial product (referenced
by the B address port) plus the multi-
plicand (referenced by the A adddress-
port) if Z=l. If Z=0, the output of
the ALU is simply the partial product
(referenced by the B address port).
Since Cn is held LOW, it is not a
factor in the computation. Each
positive-going edge of the clock will
internally shift the ALU outputs
toward the least significant bit and
simultaneously store the shifted
results in the register selected by
the B address port, thus becoming the
new partial sum. During the down
•
u
 vf* v ~<3 ^ roc*":-;, the Cn*4 'j*»rvr.itod
in clovico 4 is internally shifted
into the ?3 position of device 4.
"it this tiire. one bit of the multiplier
11 lorf.i 'jviift out of tl.o OIO ports
oach device into t-c QIOj port of
h-j next least significant slice. The
product is shifted down between
in a like manner, between the
and SIOj ports, with SIOij of
device i being connected to QIOj of
device 4 for purposes of constructing
a 32-bit long register to hold the 32-
bit product. At the finish of the 16
x 16 multiply, the most significant
16 bits of the product will be found
in -the registers referenced by the B -
address lines while the least signifi-
cant 16 bits are stored in the Q
Register.
Two's Complement Multiplication
The algorithm for two's complement
multiplication is illustrated by
Figure IS. The multiplier and multi-
plicand are loaded and tested as they
were during the unsigned multiply
operation. The Two's Complement
Fiouc* IS 2'i Cemplimtni 16 X 16 Multiply
3 < '.•
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multiply Command is applied Cor IS
clock cycles in the case of a 16 x 16
irultiply. During the down shifting
process, the tern SQOVR generated
in device 4 is internally shifted
into the YS position of device 4.
The data flow shown in Figure 14 is
still valid. After 15 cycles, the
sign bit of the multiplier is present
«t the Z output of device 1. At this
time, the user must place the TWO'S
Complement Multiply (Correction)
command on the instruction lines.
The interconnection for this instruc-
tion is shown in Figure 16. On the
next positive edge of the clock, the
Am2903 will adjust the partial product,
if the sign of the multiplier is nega-
tive, by subtracting out the two's
complement representation of the
multiplicand. If the s<gn bit is
positive, the partial product is not
adjusted. At this point, two's
complement multiplication is completed.
Two's Complement Division
The division process is accomplished
using a non-restoring algorithm with
fiund-off. The algorithm assumes that
>.he absolute value of the divisor is
greater than the absolute value of
the MS half of the dividend and that
the least significant bit of the
double-length dividend is truncated,
referring to the flow chart outlined
in Figure 17, the divisor is placed
jn a RAM Register referred to as RQ.
ine most significant half of the divi-
dend is placed in RI while the least
, "if:rmt hJlf i', s'orfd in the 0
.•• ii-.-cr. Next, the dividend is checked
!•>< «:ro. If zero, the divide can be
,i!.ortcd. If not zero, the mobt
. *:cjrt half of th<» dividend stored
. '•) .j ocpA'-Ttod into its si-.n
i nnitude forn and scored in R2- If
.ti overflow condition occurs during
conversion, the most significant half
of the double-length dividend is equal
to or greater than the largest possi-
ble negative number and hence its
rasultent magnitude cannot be smaller
' than the magnitude of the divisor.
The dividend must then be scaled. If
the dividend is not too large, the
next operation is to check the magni-
tude of the divisor. This is accom-
plished by doing a two's complement
to sign magnitude conversion on
the contents of RQ. the destination
of the results being Register R3- As
in the case of the dividend, an ove
flow signifies the largest magnitude
possible for a number. At this pointkA
ithe dividend is guaranteed to be m^*r
larger than the divisor in-absolute
terms and the actual division process
may begin. If, on the other hand,
there is no overflow, the divisor is
tested for tero. A zero divisor causes
an abort. A non-zero divisor allows
the next procedual step, which is the
shifting out of the sign bits of the
divisor and dividend. Next, the divi-
sor in R3 is subtracted from the nost
significant half of the dividend in Rj
and tn~e Cn+4~ output is tested. A
carry-out signifies that the divisor
is less than or equal to the dividend
. nd that either the divisor or divi-
oend should be scaled and re-tested
for relative magnitude. If there is
no carry, the divisor is greater than
the dividend and the first step in
division nay now take place.
The first step in division is to
determine the sign of the quotient.
This is tione utiliziTj tho Ooublc-
Lcngth N'ornalizo/First Divide Operation
on the double-length dividend in the
R! and 0 Registers. RI is referenrod--
b/ the "8" address port cJurin.; t*iis
o^cracion, while the divn.oc.is ad- _
dressed t>y the "A" address port.
During this instruction, the sign of
1-70
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ho ouotient will appear on 8X03 of
vice 4. and r.ay be stored in the 0
ogister. Figure 18 illustrates the
interconnection for the first divide
operation. The next comnand is the
T-.o's Co-nplement Divitlc instruction
which is presented to the A»2903 for
14 mieroeycles after which the Two's
Complement Divide (correction and
reoainder) instruction is given for
one microcycle. On each positive
edge of the clock during a Two's Comple-
ment Divide instruction, the quotient
will be ohifted out of 8X03 of the most
significant slice which in turn may
be connected to the QlOn port of the
lesst significant slice such that
the quotient is shifted into the Q
Register as the least significant por-
tion of the dividend which is being
shifted out as pictured in Figure 19.
When the Two's Complement Divide
(Correction and Remainder) command is
applied, a logical one should be applied
to the QZOo port of the least signifi-
cant 'slice for round-off (Figure 20).
At this point, the remainder can be
found in Register R which was defined
by the "B" address port during the
divide instructions. It is noteworthy
that the Am2903 is not restricted to
double-precision divide operations
but can perform multi-precision divides.
Byte Swap
The multi-port architecture of the
Ao2903 allows for easy implementation. ,
of high- and low-order byte swapping.
Figure 21 outlines a byte swap imple-
mentation utilizing two data ports.
Initially, the lower order B-bit byte
is stored in devices 1 and-2, while
the high-order byte is in oevices 3
and 4. When the user wishes to
exchange the two bytes, the register
location of the desired word is placed
on the B address port. When the byte
swap line is brought LOW, the bytes
to be swapped will be flowing from
the DB ports of the Am2903 and are
inverted by the Am25LS240A Three-state
Buffers. The outputs of the three-
state buffers are permuted such that the
byte swap is achieved. The resultant
inverted permuted data is presented
to the DA ports of the Am2903 where
it is re-loaded into the memories of the
Am2!t03 on the next positive edge of
CP using the source and function com-
mands of F°A plus Cn (Cn"0) and the
destination command F—)Y,B.
Henory Expansion
The Am2903 allows for a theoretically
infinite memory expansion. Figure 22
pictures a 4-bic slice of a system
which has 48 words of RAM and 1' words
of ROM. RAH storage is provide > by
the Am2903 and the An29703's. ihe
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Am29705 RAM is functionally identical
to^the Am2903 RAH. The Am29751 is
used to store constants and masks
and is addressab!* from address port
A only. The system is organized around
five data busses. Inter-bus communi-
cation may be done through the-Am29705'-»
or the Am29703. The memory addressing
scheme specifies the data source for
the'R input of the ALU pmlnating from
thrt ro'jistor locations specified by
iviress field A. \n-3 .Addresses
16 memory locations in each chip while
aJdress bits A4-5 arc decoded and us*»d
i'or th." output enable for f.o ti^iircd
chip. The B address field is used
to both select the S input of the AtU
and to specify the register location
where the result of the ALU operation
is to be stored.
Bits Bo-3 are for source register
addressing in,each chip. Bits 84
and B; are used for chip output enable
selection. 85-9 access the 16 de°tina-
tion addresses on each chip while bits
BIQ and Bll control the Write Enable
of the desired chip. The source and
destination register address arc
multiplexed such that when the clock
is HIGH, the source register address
is presented to the B address ports r
of. the RAM's. The Instruction Enabl-
(IEN) is HIGH at this time. The data
flows from the Y port or the internal
• 1-72
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B pore, as selected by riocoder whose
inputs are AB4 And ABs. When the
clock goes LOW, the data e-ninating
from the selected Y outputs of the
Affi29705'^ and the RAM outputs of the '
Am2903 are latched and the destination
}address is now selected for use by
the RAM address lines. When the
destination address stablizes on the
address lines, the IEN pin is brought
LOW. The WRIT£ output of the Am2903
will now go LOW, enabling the decoder
sourced by address bits AS10 and
, ABn. The selected decoder line will
go LOW, allowing the desired memory
~~ location to be written into. To switch
between two- and three-address archi-
tecture, the user simply makes the
source and destination addresses the
same; i.e., ABo-3=AB6-g. Tor two-
address architecture, the HUX is
removed from the circuit.
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Rockwell International ALU
The following material de8cfilk.8 the radiation hardened CMOS/SOS
ALU developed by Rockwell International.
X
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MICROCOMPUTER COMPONENT VENDORS
The vendors whose addteaeea are listed below have local offices of
representatives in most major cities throughout the United States. Inquiries
or requests for more information should be directed to the local represen-
tative for quickest response.
Advanced Micro Devices, Inc.
901 Thompson Place
Sunnyvale, California 94086
(408) 732-2400
Digital Equipment Corporation
Components Group
One Iron Way .
Mailborough, Massachusetts 01752
(800) 225-9480
Rockwell International
B. J. Stephens
Autonetics Group
3370 Miraloma Avenue, Mail Station GA 30
Anaheim, California 92803
(714) 632-3357
Texas Instruments Incorporated
MS366 - P. 0. Box 5012
Dallas, Texas 75222
(214) 238-6805
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APPENDIX IX
TIMING AND STRING ESTIMATES OF COMMON ROUTINES AND
ALGCAITHMS USED IN NSSC-I ANALYSIS
COMMON ROUTINES
Double l Add
Double Subtract
Double Multiply
Double Absolute Valu«
Double Matrix Multiply
Double Sine/Cosine
Double Square Root
Double Arctangent
Double Arcsine
Double Divide
. SIZE
(18 BIT WORDS1
13
16
24
11
65
202
126
105
(uses Arctangent)
1002
SIZE
(18 BIT WORDS)
5
5
5
3
8
3
3
3
v 21\
5
NOTES:
1 Double « Double Precision, 36 bits
2 Estimate
-I
II-l
COTION TIMES FOR MATHEMATICAL ROUTINES
Add
Subtract
<
Multiply
Divide
Sine and Cosine
Square Root
Single Precision
.016 ma.
.018 ma.
.053 ma. .
.085 me.*
.375 as.
.54 - .84 ms.***
Double Precision
.063 os.
.083 ns.
.233 os.*
2.500 os.**
1.600 as.
3.53 - 4.92 as.
Matrix Multiplication (m x n) • (n x p):
Single precision • .OSSmp + .lOSmnp as.
Double Precision • .095mp + .310mnp as.
* Tha result is truncated, not rounded off
** Guess—the routine has not been coded. Tt.is ia an iterative procedure
and execution times vill vary
***Iter«tive procedure—execution times will vary according to the number
of Iterations.
Arctangent Algorithm - This algorithm was described by J. S. Waither on the
class of cordic algorithms. The "pseudo" code that defines this algorithm
follows:
NOTE:
3 Refer to CSC, 1976, pg. 32 o
11-2
CYCLES
4
6
4
4
54
6
6
4
4
54
6
6
6
6
6
4
6
4
6
4
6
4
3
4
62
62
62
4
50
50
50
DBLATAN
LOOP:
LI:
PROC
LDA
STA
LDA
LDB
DSM
STA
STB
LDA
LDE
DSM i
STA
STB
LDA
NEC
STA
LDA
CMP
ADC
STA
LDA
STA
LDA
TAP
BRC
DBLSUB
DBLSUB
CBL SUB
BRU
DDLADD
DBLADD
DBLADD
X. Yf Z
2880
 ; INITIAL SHIFT
I
Y
Y + l
1
 {SHIFT I PLACES
X2
X2 + 1
X
 ;Y2 2'1*
X -f i
I
Y2
Y2 + I
72+1
 {CHANCE SIGN
Y2 + 1
Y2
i — —
Y2
ALPHA
 ;Z2.
Z2
Y
 {TEST Y 0
Ll
 {CF POS. ADD
x
»
 x
» X2
 ;ELSE SL.3
Y
»
 Y
»
 Y2
 ;Y • Y - Y2
Z
» Z. 22 ;Z - 2 .
 Z2
INCR
X, X, X2
 ;X . x + X2
Y
. Y, Y2 ;Y - Y *^2
z
»
 z
-
 Z2
 ;z - z + 22
II-3
CTCLBS
4 INCH: LM I
4 . SUB ONE -HEC TO RT. SHIFT
6 STA I
4 TAL LIMIT
4 BR LOOP
INPUTS: X - A ; Y - B , Z-0
OUTPUTS: X - (A2 •»• B2)*; Y - 0, Z • Z + tan"1 (Y)
(X)
TIMING ESTIMATE - 15.894 ma
Due to the nature of the algorithm, the precision of the result Is log-N bits
leas; where N is the number of bits of precision of temporary results.
NOTES:
4. plus one cycle per bit shift
Arcsine Algorithm - The arcaine was calculated using the arctangent plus the
following relationship!,
ARCSINE (N) - ARCTAN (f (N) )
where f(N) - N <l-N2)~*
Due to the limitation of the arctangent, the result here is 30 bit of precision.
TIMING ESTIMATE - 23.04 ma
II-4
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APPBHDIX III
PEBTINEHT REFERENCE MATERIALS
The following pages list source material which was reviewed during
this study and which nay be useful in future investigations.
E)
ni-i
GADS Sensor and Performance Study Related Information
£APLtl) "Interface Control Document for GPSPAC RECEIVER/PROCESSOR
ASSEMBLY/' Applied Physics Laboratory, Silver Spring,
Maryland, April, 1977.
JBirnbaun.lJ
[cievinger, 1]
[Goddard, l]
(Headley,l]
"Time Requirements in the Navstar Global Positioning
System," A. J. VanDierendonck, General Dynamics Electronics
Division, and M. Birnbaum, Space and Missile Systems Organi-
sation, presented at the 30th Annual Frequency Control
Symposium, June, 1976.
Correspondence from R. L. Cievinger of BBRC to K. Vlllyard
of Martin Marietta regarding SST Star Tracker Accuracy Re-
quirement .
"Goddard Trajectory Determination System (GTBS) Users
Guide," Goddard Space Flight Center, Greenbelt, Maryland
July, 1975.
"On-Orblt Calibration Procedure and Alogrithum for DRIRU-II
IMU and BBRC-SST Star Trackers," by P. Headly, Martin
Marietta Internal Report, April, 1978. • •
o
o
I1I-2
[Martin Marietta,l] "DRXRU-Xl Gyro Misalignment Calibration Method and
Simulation Result," Martin Marietta Internal Memo-
randum by F. Headley, 30 August, 1977.
[Martin Marietta,2] "SDG-5 Gyro PSD Test Data" ,
[Martin Marietta,3J Gilbert , L.E., and Mahajan D.T., "On-board Landmark
Navigation and Attitude Reference Parallel Processor
System," Martin Marietta Aerospace, Presented at the
f Flight Mechanics/Estimation Theory Symposium at the
v
Goddard Space Flight Center, Ocotober 1977.
(Satln.iJ
[Teledyne.l]
"Satellite Navigation with the Global Position Satellite
System (GPSS)," A. Satin, Martin Marietta Memorandum,
7 September 1977.
"Standard High Performance Inertial Reference Unit
DRIRU-II Technical Description," Volume 1, Teledyne
Systems Company, February 1977.
"Attitude Determination Algorithm of a Strapdown
Znertial Reference Gyro System Using Teledyne's DRIRU-I1
Units," K. Yong, Martin Marietta Memorandum, 5 May 1977.
II1-3
"Attitude Determination Algorithm of a Star
Tracker System Using BBRC-SST Star Tracker,"
K. Yong, Martin Marietta Memorandum, 7 June 19771
|Yong,3) "Attitude Determination Simulation Results of Using
Teledyne's DRIRU-II Strapdovn System Under Maneuvering
Envrioament," Martin Marietta Interna1 Memorandum,
K. Yong, 24 August 1977.
Microprocessor Related Information
Advanced Micro Devices. Inc.; The AH2900 Faintly Data Book. Advanced
Micro Devices, Inc., Sunnyvale, California, 1976
Advanced Micro Devicest|Inc.: AM9S11 Arithmetic Processing Unit. Pre- -
llmlnary Information. Advanced Micro Devices, Inc., Sunnyvale, Cali-
fornia, 1977
P. J. Besser, et. al.j Development of a High Capacity Bubble Domain
Memory Element and Related Epitaxial Garnet Materials for Application
in Spacecraft Data Recorders. Ifem 1. Development of a High Capacity
. Memory Element. NASA-CR-144983, 1977
* ' •
T. T. Chen, 0. D. Bohning, et. al.: Investigation of System Integra-
tion Methods for Bubble Domain Flight Recorders. NASA-CR-132643, 1975
Vernon Coleman, et. al: The Next Generation Four-Bit Bipolar Micro-
processor Slice - The AM2903. Advanced Micro Devices, Sunnyvale, Cali-
fornia, 1977
• • •
Digital Equipment Corporation: PDF 11/03 Processor Handbook. Digital
Equipment Corporation, Maynard Massachusetts, 1975
Eric R. Caren: "Magnetic Bubble Memory Devices and Applications."
Conputer Dcsty.n. Ft.b. 1978, pgs 164-168
Albert G, Ferris and'Edward P. Greene: "A Proposed Concept for
Xaproved NASA Mission Data Management Operations," NASA X-533-76-81,
October 1976 '»-._
o
Intel Corporation: 8080 Microcomputer Systems Users Manual. Intel
Corporation, Santa Clara, California 197S
Interdata, Inc.: Model 8/16 Processor. Product Description. Inter-
data, Inc., Oceanport, New Jersey, 1977
JPL: Report on Phase II of the Microprocessor Seninar Held at Caltcch.
April 1977. JPL Report 77-39
J. Egil Juliussen, et. al.: "Bubbles, Appearing First as Microprocessor
Mass Storage." Electronics. August. 4, 1977, pgs. 81-86
John F. Mason: "Bubble Memories Are Going Military in Air and Space
Applications," Electronic Design, pgs. 34-36
Ware Myers: "Current Developments in Magnetic Bubble Technology."
Computer. Aug. 1977, pgs. 73-82
R. M. Orndorff and D.T. Butcher: High-Performance Analog and Digital
Custom CMOS/SOS LSI Circuitry. Rockwell International. Anaheim,
California, 1977
I
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• • • i •. •
".. Boctecll ZaCetnatiinwls Badiatton Hardened CMOS/SOS/LSI Artthnetl>t
•ad toKtc Unit. Preliminary Device Description. B0ckv»ll lotcroaClea*
• •^ ••^ •^••^ ^ •^^ ^ •^^ •^•^ •^'"^ '•^ •^ •••^ ••^ '•^ ^ •^^ •^ ^^
. •". •! Aotooctic* Grotp, Anaheia, California,-1977 . '
Xnstrusents, tnc.t IMS 9916 Bubble Memory Controller.. Texas
Instruments, Inc., Dallas', Texas, 1977
Taxaa Znatruments« Inc.: Magnetic Bubble Memories and System Inter-
face Circuits. Texas Instruments,-Inc., Dallas, Texas, 1977
Text* Instruments, Inc.: Bipolar Microcomputer Components Data Book.
Tews Instruments, Inc., Dallas, Texas, 1977
Xoatrtuents, Inc.* TMS 9900 Microprocessor Data Manual. Texas
Xmernaeafca, Inc., Dallas Texas, 1976
' •' .
Larry W' .ler: "Teats Show Spotty 1ST Becord," glectronics. Feb. 2,
1*78. pgs. 78-79
HSSC-I Related Information
Coaputer Science Corporation: Preliminary Study of On-Board Attlmda
Control for the MulttMtssion Modular Spacecraft. NASA contract NASS-11999
Task Assignment SS8 Report, February 1977
J. S. 'Walcnec: A U n v i t e d Alt'.or.itr-* for_£ ' . •— r^ntarv F ' incc ioRg. HcwloCt-
i
